



# 1164 PACKAGES QUICK REFERENCE CARD

Revision 2.1

()	Grouping	[]	Optional
{}	Repeated		Alternative
<b>bold</b>	As is	CAPS	User Identifier
<i>italic</i>	VHDL-93	c	commutative
b ::=	BIT		
bv ::=	BIT_VECTOR		
u/l ::=	STD_ULOGIC/STD_LOGIC		
uv ::=	STD_ULOGIC_VECTOR		
lv ::=	STD_LOGIC_VECTOR		
un ::=	UNSIGNED		
sg ::=	SIGNED		
in ::=	INTEGER		
na ::=	NATURAL		
sm ::=	SMALL_INT		(subtype INTEGER range 0 to 1)

## 1. IEEE's STD\_LOGIC\_1164

### 1.1. LOGIC VALUES

'U'	Uninitialized
'X'/'W'	Strong/Weak unknown
'0'/'L'	Strong/Weak 0
'1'/'H'	Strong/Weak 1
'Z'	High Impedance
'.'	Don't care

### 1.2. PREDEFINED TYPES

STD_ULOGIC	Base type
Subtypes:	
STD_LOGIC	Resolved STD_ULOGIC
X01	Resolved X, 0 & 1
X01Z	Resolved X, 0, 1 & Z
UX01	Resolved U, X, 0 & 1
UX01Z	Resolved U, X, 0, 1 & Z

STD_ULOGIC_VECTOR(na to   downto na)	Array of STD_ULOGIC
STD_LOGIC_VECTOR(na to   downto na)	Array of STD_LOGIC

© 1995-1998 Qualis Design Corporation

## 1.3. OVERLOADED OPERATORS

Description	Left	Operator	Right
bitwise-and	u/l,uv,lv	<b>and, nand</b>	u/l,uv,lv
bitwise-or	u/l,uv,lv	<b>or, nor</b>	u/l,uv,lv
bitwise-xor	u/l,uv,lv	<b>xor, xnor</b>	u/l,uv,lv
bitwise-not		<b>not</b>	u/l,uv,lv

## 1.4. CONVERSION FUNCTIONS

From	To	Function
u/l	b	<b>TO_BIT</b> (from[, xmap])
uv,lv	bv	<b>TO_BITVECTOR</b> (from[, xmap])
b	u/l	<b>TO_STDLOGIC</b> (from)
bv,uv	lv	<b>TO_STDLOGICVECTOR</b> (from)
bv,lv	uv	<b>TO_STDLOGICVECTOR</b> (from)

## 2. IEEE's NUMERIC\_STD

### 2.1. PREDEFINED TYPES

UNSIGNED(na to | downto na) Array of STD\_LOGIC  
SIGNED(na to | downto na) Array of STD\_LOGIC

### 2.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		sg	sg
-		sg	sg
un	+,-,*/,rem,mod	un	un
sg	+,-,*/,rem,mod	sg	sg
un	+,-,*/,rem,mod	c	na
sg	+,-,*/,rem,mod	c	in
un	<,>,<=,>=,/=	un	bool
sg	<,>,<=,>=,/=	sg	bool
un	<,>,<=,>=,/=	c	na
sg	<,>,<=,>=,/=	c	bool

### 2.3. PREDEFINED FUNCTIONS

SHIFT_LEFT(un, na)	un
SHIFT_RIGHT(un, na)	un
SHIFT_LEFT(sg, na)	sg
SHIFT_RIGHT(sg, na)	sg
ROTATE_LEFT(un, na)	un
ROTATE_RIGHT(un, na)	un
ROTATE_LEFT(sg, na)	sg
ROTATE_RIGHT(sg, na)	sg
RESIZE(sg, na)	sg
RESIZE(un, na)	un
STD_MATCH(u/l, u/l)	bool
STD_MATCH(u/l, ul)	bool
STD_MATCH(lv, lv)	bool
STD_MATCH(un, un)	bool
STD_MATCH(sg, sg)	bool

## 2.4. CONVERSION FUNCTIONS

From	To	Function
un,lv	sg	<b>SIGNED</b> (from)
sg,lv	un	<b>UNSIGNED</b> (from)
un,sg	lv	<b>STD_LOGIC_VECTOR</b> (from)
un,sg	in	<b>TO_INTEGER</b> (from)
na	un	<b>TO_UNSIGNED</b> (from, size)
in	sg	<b>TO_SIGNED</b> (from, size)

## 3. IEEE's NUMERIC\_BIT

### 3.1. PREDEFINED TYPES

UNSIGNED(na to | downto na) Array of BIT  
SIGNED(na to | downto na) Array of BIT

### 3.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		sg	sg
-		sg	sg
un	+,-,*/,rem,mod	un	un
sg	+,-,*/,rem,mod	sg	sg
un	+,-,*/,rem,mod	c	na
sg	+,-,*/,rem,mod	c	in
un	<,>,<=,>=,/=	un	bool
sg	<,>,<=,>=,/=	sg	bool
un	<,>,<=,>=,/=	c	na
sg	<,>,<=,>=,/=	c	bool

### 3.3. PREDEFINED FUNCTIONS

SHIFT_LEFT(un, na)	un
SHIFT_RIGHT(un, na)	un
SHIFT_LEFT(sg, na)	sg
SHIFT_RIGHT(sg, na)	sg
ROTATE_LEFT(un, na)	un
ROTATE_RIGHT(un, na)	un
ROTATE_LEFT(sg, na)	sg
ROTATE_RIGHT(sg, na)	sg
RESIZE(sg, na)	sg
RESIZE(un, na)	un
STD_MATCH(u/l, u/l)	bool
STD_MATCH(u/l, ul)	bool
STD_MATCH(lv, lv)	bool
STD_MATCH(un, un)	bool
STD_MATCH(sg, sg)	bool

### 3.4. CONVERSION FUNCTIONS

From	To	Function
un,bv	sg	<b>SIGNED</b> (from)
sg,bv	un	<b>UNSIGNED</b> (from)
un,sg	bv	<b>BIT_VECTOR</b> (from)
un,sg	in	<b>TO_INTEGER</b> (from)
na	un	<b>TO_UNSIGNED</b> (from)
in	sg	<b>TO_SIGNED</b> (from)

© 1995-1998 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

See reverse side for additional information.

## 4. SYNOPSYS' STD\_LOGIC\_ARITH

### 4.1. PREDEFINED TYPES

**UNSIGNED(na to | downto na)** Array of STD\_LOGIC  
**SIGNED(na to | downto na)** Array of STD\_LOGIC  
**SMALL\_INT** Integer subtype, 0 or 1

### 4.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs	sg	sg,lv	
-	sg	sg,lv	
un	+,-,* /	un	un,lv
sg	+,-,* /	sg	sg,lv
sg	+,-,* / c	un	sg,lv
un	+,- c	in	un,lv
sg	+,- c	in	sg,lv
un	+,- c	u/l	un,lv
sg	+,- c	u/l	sg,lv
un	<,>,<=,>=,=,/ =	un	bool
sg	<,>,<=,>=,=,/ =	sg	bool
un	<,>,<=,>=,=,/ = c	in	bool
sg	<,>,<=,>=,=,/ = c	in	bool

### 4.3. PREDEFINED FUNCTIONS

<b>SHL(un, un)</b>	un	<b>SHR(un, un)</b>	un
<b>SHL sg, un)</b>	sg	<b>SHR sg, un)</b>	sg
<b>EXT(lv, in)</b>	lv	zero-extend	
<b>SEXT(lv, in)</b>	lv	sign-extend	

### 4.4. CONVERSION FUNCTIONS

From	To	Function
un,lv	sg	<b>SIGNED</b> (from)
sg,lv	un	<b>UNSIGNED</b> (from)
sg,un	lv	<b>STD_LOGIC_VECTOR</b> (from)
un,sg	in	<b>CONV_INTEGER</b> (from)
in,un,sg,u	un	<b>CONV_UNSIGNED</b> (from, size)
in,un,sg,u	sg	<b>CONV_SIGNED</b> (from, size)
in,un,sg,u	lv	<b>CONV_STD_LOGIC_VECTOR</b> (from, size)

## 5. SYNOPSYS' STD\_LOGIC\_UNSIGNED

### 5.1. OVERLOADED OPERATORS

Left	Op	Right	Return
+		lv	lv
lv	+,-,*	lv	lv
lv	+,- c	in	lv
lv	+,- c	u/l	lv
lv	<,>,<=,>=,=,/ =	lv	bool
lv	<,>,<=,>=,=,/ = c	in	bool

### 5.2. CONVERSION FUNCTIONS

From	To	Function
lv	in	<b>CONV_INTEGER</b> (from)

## 6. SYNOPSYS' STD\_LOGIC\_SIGNED

### 6.1. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		lv	lv
+		lv	lv
lv	+,-,*	lv	lv
lv	+,- c	in	lv
lv	+,- c	u/l	lv
lv	<,>,<=,>=,=,/ =	lv	bool
lv	<,>,<=,>=,=,/ = c	in	bool

### 6.2. CONVERSION FUNCTIONS

From	To	Function
lv	in	<b>CONV_INTEGER</b> (from)

## 7. SYNOPSYS' STD\_LOGIC\_MISC

### 7.1. PREDEFINED FUNCTIONS

<b>AND_REDUCE(lv   uv)</b>	u/l
<b>OR_REDUCE(lv   uv)</b>	u/l
<b>XOR_REDUCE(lv   uv)</b>	u/l

## 8. CADENCE'S STD\_LOGIC\_ARITH

### 8.1. OVERLOADED OPERATORS

Left	Op	Right	Return
u/l	+,-,* /	u/l	u/l
lv	+,-,* /	lv	lv
lv	+,-,* / c	u/l	lv
lv	+,- c	in	lv
uv	+,-*	uv	uv
uv	+,-* c	u/l	uv
uv	+,- c	in	uv
lv	<,>,<=,>=,=,/ = c	in	bool
uv	<,>,<=,>=,=,/ = c	in	bool

### 8.2. PREDEFINED FUNCTIONS

<b>SH_LEFT(lv, na)</b>	lv
<b>SH_LEFT(uv, na)</b>	uv
<b>SH_RIGHT(lv, na)</b>	lv
<b>SH_RIGHT(uv, na)</b>	uv
<b>ALIGN_SIZE(lv, na)</b>	lv
<b>ALIGN_SIZE(uv, na)</b>	uv
<b>ALIGN_SIZE(u/l, na)</b>	lv,uv

C-like ?: replacements:

<b>COND_OP(bool, lv, lv)</b>	lv
<b>COND_OP(bool, uv, uv)</b>	uv
<b>COND(bool, u/l, u/l)</b>	u/l

### 8.3. CONVERSION FUNCTIONS

From	To	Function
lv,uv,u/l	in	<b>TO_INTEGER</b> (from)
in	lv	<b>TO_STDLOGICVECTOR</b> (from, size)
in	uv	<b>TO_STDULOGICVECTOR</b> (from, size)

## 9. MENTOR'S STD\_LOGIC\_ARITH

### 9.1. PREDEFINED TYPES

**UNSIGNED(na to | downto na)** Array of STD\_LOGIC  
**SIGNED(na to | downto na)** Array of STD\_LOGIC

### 9.2. OVERLOADED OPERATORS

Left	Op	Right	Return
abs		sg	sg
-		sg	sg
u/l	+,-,* /	u/l	u/l
uv	+,-,* /,mod,rem,**	uv	uv
lv	+,-,* /,mod,rem,**	lv	lv
un	+,-,* /,mod,rem,**	un	un
sg	+,-,* /,mod,rem,**	sg	sg
un	<,>,<=,>=,=,/ =	un	bool
sg	<,>,<=,>=,=,/ =	sg	bool
not		un	un
not		sg	sg
un	and,nand,or,nor,xor	un	un
sg	and,nand,or,nor,xor,xnor	sg	sg
uv	sla,sra,sll,srl,rol,ror	uv	uv
lv	sra,sra,sll,srl,rol,ror	lv	lv
un	sra,sra,sll,srl,rol,ror	un	un
sg	sra,sra,sll,srl,rol,ror	sg	sg

### 9.3. PREDEFINED FUNCTIONS

<b>ZERO_EXTEND(uv   lv   un, na)</b>	same
<b>ZERO_EXTEND(u/l, na)</b>	lv
<b>SIGN_EXTEND(sg, na)</b>	sg
<b>AND_REDUCE(uv   lv   un   sg)</b>	u/l
<b>OR_REDUCE(uv   lv   un   sg)</b>	u/l
<b>XOR_REDUCE(uv   lv   un   sg)</b>	u/l

### 9.4. CONVERSION FUNCTIONS

From	To	Function
u/l,uv,lv,un,sg	in	<b>TO_INTEGER</b> (from)
u/l,uv,lv,un,sg	in	<b>CONV_INTEGER</b> (from)
bool	u/l	<b>TO_STDLOGIC</b> (from)
na	un	<b>TO_UNSIGNED</b> (from,size)
na	un	<b>CONV_UNSIGNED</b> (from,size)
in	sg	<b>TO_SIGNED</b> (from,size)
in	sg	<b>CONV_SIGNED</b> (from,size)
na	lv	<b>TO_STDLOGICVECTOR</b> (from,size)
na	uv	<b>TO_STDULOGICVECTOR</b> (from,size)

© 1995-1998 Qualis Design Corporation. Permission to reproduce and distribute strictly verbatim copies of this document in whole is hereby granted.

**Qualis Design Corporation**  
*Elite Consulting and Training in High-Level Design*

Phone: +1-503-670-7200 FAX: +1-503-670-0809  
E-mail: info@qualis.com Web: http://www.qualis.com  
Also available: VHDL Quick Reference Card  
Verilog HDL Quick Reference Card