UNIVERSITY OF WATERLOO

UW ASIC DESIGN TEAM: Cadence Tutorial

Description:

Part I: Layout & DRC of a CMOS inverter. Part II: Extraction & LVS of a CMOS inverter. Part III: Post-Layout Simulation.

The Cadence IC design flow is depicted below.

In the first Cadence tutorial we covered the "Schematic Capture," "Create Symbol," and "Simulation: **Pre-Extraction**" steps of the IC design flow.

In Part I of this tutorial we cover the "Layout Design" and "Design Rule Check (DRC)" steps of the IC design flow.

In Part II of this tutorial we cover the "**Parasitics Extraction**" and "**Layout Vs. Schematic**" steps of the IC design flow.

In Part III of this tutorial we cover the final "Post-Layout Simulation" step of the IC design flow.



To proceed we will modify the schematic of our CMOS inverter to prepare it for layout:

- 1. First, remove all DC voltage sources from the schematic and add two new pins: VDD and VSS. Wire the VDD and VSS pins to the appropriate terminals of the CMOS inverter. Resize the NMOS channel width to 600n M.
- 2. Next, delete the symbol cell view and create a new symbol cell view, which will now include the VDD and VSS pins.
- 3. The new symbol will automatically appear in the *inverter_sim* schematic. Add an external power supply to the *inverter_sim* schematic and attach the external power supply to the VDD and VSS pins of the new symbol.

PART I: LAYOUT AND DRC OF A CMOS INVERTER

LAYOUT:

- 1. From the icfb window select: **Tools > Library Manager**.
- 2. In Library Manager select the *tutorials* library, the *inverter* cell, then: File > New > Cell View.

🗶 Create New File 🛛 🔀						
ОК	Cancel Defaults				Help	
Library Name			tutori	als	-	
Cell Name		inverter				
View Name		layout				
Tool			Virtuo	S0	-	
Library path file						
4/uwasic/cadence/tutorials1/cds.lib						

(a) In the **Tool** drop down menu select *Virtuoso*, as depicted above.(b) Click OK.

In a few moments the LSW (Layer Selection Window) and Virtuoso® windows will appear. LSW is used to select the different materials that the CMOS inverter will be composed of. Virtuoso® is the tool in which we will draw the CMOS inverter layout.

3. In Virtuoso® press "i".

cell view.

In the Create Instance window click **Browse**. In the Library Browser – Create Instance window, select the *CMCpcells* library and the *spcnmos*

As shown below, in the "Create Instance" window,

- (a) Select Add Substrate Contact? A Substrate Contact Position label appears.
- (b) Select "Bottom" for Substrate Contact Position.
- (c) Select Add Substrate Well?.
- (d) You may now return to the Virtuoso® window and lay down the *spenmos* symbol.

🗶 Crea	te Insta	nce			×
Hide	Cancel	Defaults			Help
Library	СМСр	cells			Browse
Cell	spon	mosį			
View	layo	uť			
Names	IĮ				
Mosaic		Rows	1	Columns	1.
		Delta Y	1.3	Delta X	1.84
Magnific	cation	1			
년 Rot	ate	<u> </u>	Sideways		Upside Dow
Gate Wi	dth		600n M <u>í</u>		
Gate Le	ngth		180.0n	M	
Multiplic	ation Fa	actor (m)	Ĭ.		
Gate Sp	olitting				
Left Co	ntacts		-		
Right Co	ontacts				
Add sub	strate o	:ontact?	-		
Substra	ite Cont	act Position	⇔тор ∢	Bottom	
Add sub	strate v	vell?	—		
Bulk No	de Conr	ection(s)	B		

- 4. Repeat the step 3 to lay down an instance of the *spcpmos* symbol in Virtuoso®, only this time select **Top** for **Substrate Contact Position** and change the **Gate Width** to 800n M.
- 5. Organize the *spcnmos* and *spcpmos* symbols as depicted below.



- 6. Using the mouse, select both the *spcnmos* and the *spcpmos* symbols. Then:
 - (a) Select: Edit > Hierarchy > Flatten...(b) Select Flatten Pcells

🗶 Flatten 🛛 🔀					
ок	Cancel	Apply	Help		
Flatten	Mode	🔶 one level 🔷 di	splayed levels		
Flatten Pcells 📕					
Preserve Pins 🗌					
Preserve ROD Objects					

(c) Click OK.

- 7.
- In Virtuoso®, select: **Options > Display** (a) Change the **Minor spacing** to 0.01. (b) Change the **Major spacing** to 0.05. (c) Change the **X Snap Spacing** to 0.01. (d) Change the **Y Snap Spacing** to 0.01.

All units are in μm .

ок	Cancel	Defaults	Apply		Hel
isplay	Controls			Grid Controls	
 Op Axe Pat Ins EIF Pin Dot Use 	en to Stop	ins	Nets Access Edges Instance Pins Array Icons Label Origins Dynamic Hilight Net Expressions Stretch Handles	Type ◇ none ◀ Minor Spacing Major Spacing X Snap Spacing Y Snap Spacing Filter	dots lines 0.01 0.05 0.01 0.01 0.01 0.01
	rder	a second second	ce ♦ master / Levels 0 0	Snap Modes Create or	ihogonal — ihogonal —
♦ Cell		ibrary 🔷	Tech Library 🔷 Load From		

(e) Click OK.

8. In Virtuoso®, select: Options > Layout Editor
(a) Change the Apeture to 0.01.



(b) Click OK.

9. **Connect the gates of the two transistors:**

(a) Use the Ruler button to mark the location of the bottom of the red poly silicon gate of the *spcnmos* symbol:



(b) Delete the entire red poly silicon gate from the *spcnmos* symbol.(c) Stretch the bottom of the red poly silicon gate of the *spcpmos* symbol using the stretch button:

The red poly silicon gate should extend down to the location you marked using the ruler.

Both the *spcnmos* and *spcpmos* now share the same poly silicon gate as depicted below.

10. Add metallization for the VDD and VSS pins:

(a) Select the **metal1 | dg** material from the LSW window, and use the Rectangle button to draw two large metal1 rectangles as depicted below.



11. Add metal interconnects:

(a) Select the **metal1 | dg** material from the LSW window, and use the Rectangle button to draw interconnects as depicted below.

12. Add VDD and VSS pins:

As depicted below, a pin appears as rectangles that has an X through it. (a) Select the **metal1 | pn** material from the LSW window.

(b) In Virtuoso® select: Create > Pin



(c) In the Create Pin Shape window:

- (i) Enter VDD and VSS into the **Terminal Names** text box.
- (ii) Select Pin Shape
- (iii) Select Display Pin Name
- (iv) Select inputOutput

🗶 Create Shape Pi	in				\mathbf{x}
Hide Cancel					Help
Terminal Names	VDD VSS	0 3	2 (3)/h 0		
Mode	/> • • • • • • •	♦ dot <> pol		🔷 auto pin	🔷 sym pin
📕 Display Pin Nan	ne	Display Pin I	Name Option		
I/O Type	◇ input ◇ switch	⇔output ⇔jumper	🔶 inputOu	tput	
Snap Mode	orthogonal				
Access Direction	- 188/16 880/14 - 500/1	ttom 🔳 Left ne	📕 Right		
🔄 As ROD Object		116			
ROD Name	rect0				

(d) Lay down the VDD and VSS pins on the top and bottom, respectively, metallization as depicted on the previous page.

13. Add the VOUT pin:

Using a procedure similar to Step 12 lay down the VOUT pin on the metal interconnect that connects the two transistors, as depicted on the previous page. **NB**: Set the **I/O Type** of the VOUT pin to **output**.

14. Add some extra poly silicon beside the gate:

(a) Select the **poly1 | dg** material from the LSW window, and use the Rectangle button to draw a poly silicon square as depicted on the previous page.

15. Make a contact pad and metallization:

(a) Select the **contact | dg** material from the LSW window, and use the Rectangle button to draw a 0.22 μ m by 0.22 μ m contact pad as depicted on the previous page.

(b) Select the **metal1 | dg** material from the LSW window, and use the Rectangle button to draw a rectangular block of metallization that is the same size as the poly silicon square that was drawn in Step 14.

(a) Move the contact pad and metallization, which were drawn in Step 15, onto the poly silicon square, which was drawn in Step 14, as depicted below.
(b) Add a VIN pin on top of the **poly1-contact-metal1** stack as depicted below. NB: Set the I/O Type of the VOUT pin to input.



Step 16.

Step 16 (close up of poly-contact-metal-pin)

The layout of the CMOS inverter is now complete.

DRC:

In Virtuoso® select: Verify > DRC ... 1.

Any errors will be reported in the icfb window. The DRC should finish with zero errors.

PART II: EXTRACTION AND LVS OF A CMOS INVERTER

EXTRACTION:

- 1. In Virtuoso® select: Verify > Extract ...
 - (a) Click the **Set Switches** button.
 - (b) From the pop up list, select **parasitic_caps** and click OK.
 - (c) You are now back at the Extractor window, click OK.

🗶 Extra	ctor				
ок	Cancel	Defaults	Apply		Help
Extract	Method	🔶 flai	: 🔷 macro cell 🔷 fi	ull hier 🔷 inc	remental hier
Join Net:	s With San	ne Name		Echo Com	mands 📕
Switch M	lames		parasitic_caps		Set Switches
Run - Spe	ecific Com	mand File			
Inclusion	Limit		1000		6
View Na	mes	Extracted	extracted	Excell	excell
Rules Fil	e		divaEXT. rulį		
Rules Lit	orary		cmosp18		
Machine			♦ local ◇ remote	Machine	Ĭ.

Any errors will be reported in the icfb window. The Extraction should finish with zero errors.

A new view, named *extracted*, will now appear in the inverter cell.

LVS:

- 1. From Library Manager Open the *extracted* cell view.
- 2. From Virtuoso® select: Verify > LVS ...

(If an "LVS Form Contents Different" window appears select Form Contents and click OK)

3. In the LVS window: change the **Priority** to **20**, as shown below, and click **Run**.

A "Analysis Job Succeeded" message will appear, click OK.

🗶 LVS				
Commands			Help 17	
Run Directory	LVS		Browse	
Create Netlist	schematic	extracted		
Library	tutorialš	tutorials		
Cell	inverter	inverter		
View	schematic	extracted		
	Browse Sel by Cursor	Browse Sel	by Cursor	
Rules File	divaLVS.rul		Browse	
Rules Library	cmosp18			
LVS Options	Rewiring	Device Fixing	g	
	Create Cross Reference	Terminals		
Correspondence	File nce/tutorials1/	lvs_corr_file	Create	
Switch Names	X.			
Priority 20	Run local = 1			
Run	Output Error Display	Monitor	Info	
Backannotate	Parasitic Probe Build	Analog Bui	ild Mixed	

4. Though the LVS succeeded, it does not mean that the Layout matches the Schematic.

Click the **Output** button, shown above. The si.out text file is displayed. Check the contents of the si.out text file for the following line: "**The net-lists match**."

If the net-lists do not match, then there is an error in the layout. Fix the layout, and repeat the Extraction.and LVS.

Tip: When the *Extracted* view is displayed in Virtuoso® you may toggling between Shift+f and Ctrl+f to display the devices and parasitics that were identified by the extraction.

PART III: POST LAYOUT SIMULATION

- 1. Open the *inverter_sim* schematic.
- 2. In Virtuoso® select: Tools > Analog Environment
- Configure Analog environment as you did in the first Cadence tutorial, then in Analog Environment select: Setup > Environment

(a) In the **Switch View List** text book type the word **extracted** before the word schematic as depicted below.

🗶 Envir	CEnvironment Options					
ок	Cancel D	efaults	Apply		Help	
Switch	View List		te	cmos_sch cmos.sch extracted schematic veriloga	ahdl	
Stop Vie	ew List		sp	pectre		
Parame	ter Range Ch	ecking F	ile I			
Analysis	s Order		Ĭ.			
Print Co	mments					
userCm	dLine Option		Į.			
Automa	tic output log	1	-			
Use SP	ICE Netlist R	eader(sp	p): □	Y □ N		
Create	Checkpoint Fi	ile(cp):	1	Y 🗌 N		
Start fr	om Checkpoi	nt File(re	ec): 🗌	Y 📃 N		

(b) Click OK.

(c) Click the Netlist and Run button.

★ Netlist and Run button.

This simulates the extracted view of the CMOS inverter. The waveform window will be displayed as shown below.



Tip: In Virtuoso®, descend (Hot-key: e) into the *inverter* block of the *inverter_sim* schematic. You will find that the extracted view is displayed.

