



FSM Timing Examples




What does timing look like?



BR 1/99

1

Timing




1st edge after Start, Cntr=0; 2nd edge Cntr=0; 3rd edge Cntr=1

BR 1/99


2


How is this different?




BR 1/99


3








How is this different?



BR 1/99

7


Timing




BR 1/99

8

Another example of FSM timing, this time controlling a register.





What value does register end up with considering the following ASM charts?



BR 1/99

9





A Comparator

Another common combinational building block is a comparator.


$A=B$ if $A(0) = B(0)$ and $A(1) = B(1) \dots$ and $A(n-1)=B(n-1)$

Recall that “xnor” function is ‘1’ if $A=0, B=0$ or $A=1, B=1$!
So $AeqB$ is:

$AeqB = (A(0) \text{ xnor } B(0)) \text{ and } (A(1) \text{ xnor } B(1)) \text{ and } \dots \text{etc.}$


BR 1/99 12

FSM/Datapaths No-Nos



Control of asynchronous clear by FSM - **bad!!**

Glitch on aclr line by FSM logic can cause inadvertent clear operation! Also, generally want synchronous behavior of CNTR during FSM operation (all outputs changing on clock edges).




Control of synchronous clear by FSM. **Good!**

BR 1/99

13

1 Bit Register with Synchronous Clear




Note that SCLR = 1 will set DFF=0 on next active clock edge.

BR 1/99

14

Register Timing (8 Bit register)



BR 1/99

15


What Causes Glitches on outputs of FSMs?

- Many combinational paths in logic that defines next state.
- If these paths have unequal numbers of gates, or gates have different delays, then glitches can occur.
- We normally don't care about these glitches as long as the output lines are STABLE before the next clock edge (satisfy the setup time requirement)
- If output lines are connected to asynchronous control inputs, then glitches can be a BIG problem!
- Solution: Don't connect asynchronous controls lines to FSM outputs or guarantee FSM outputs are glitch free (come directly from a FF).

BR 1/99

16

FSM/Datapaths No-Nos




This datapath is trying to accumulate a multiply/add from data values in registers RA, RB, RC.

The adder has a COMBINATIONAL LOOP!! Will oscillate!!! **Bad!!!**

BR 1/99

17

FSM/Datapaths No-Nos



Must use a Register to hold value of multiply/add for next multiply/add operation. **Good!!!**

BR 1/99

18
