## Previous Courses

- Digital Devices (EE 3713/EE3714)
  - Boolean Algebra
  - Simple Combinational, Sequential Networks (< 50 gates)</li>
  - TTL, PLD implementation technologies
  - No CAD tools

#### • Microprocessors

- Instruction sets, basic architecture
- Assembly language programming
- Microprocessor based solutions for Digital control

BR 8/99

# EE 4743/6743 : Digital Systems

- Complex Combinational and Sequential networks (up to thousands of gates)
  - Emphasis on combined datapath+Finite state machine designs for real time applications
- Modern CAD tool usage (schematic entry, simulation, technology mapping, timing analysis, synthesis)
- · Logic Synthesis via VHDL
- Modern implementation technologies such Field Programmable Gate Arrays (FPGAs)

BR 8/99

### Course Philosophy

- The textbook in this course is more of a reference
  Buy it, READ IT. Will help, especially with logic synthesis
- · Material in class based on instructor notes
  - Many notes online, see both: www.ece.msstate.edu/~mitch/class/ee4743
    - www.ece.msstate.edu/~reese/EE4743
  - Course notes from previous semesters still applicable, but will be supplemented
- You will need to stay caught up on lecture material. Falling behind is difficult to recover from.

### Course Software

- We will use Altera Maxplus (runs on both PCs/Unix)
- Runs great on any Pentium class machine that can run Win 98 (32 Mb RAM, 160 Mhz or better).
- Three student PC versions available (V 7.21, V 9.23, V10.1)
  - V9.23 is contained on the CDROM in the back of the textbook
    Class WWW page has a link where you can download version V10.1
  - from the Altera WWW page.  $P_{1} = P_{2} P_{1} P_{2} P_{2} P_{3} P_{4} P_{4}$
  - Do not use V 7.21 Use at least V9.23. Version 10.1 only needed if you are running Win2K or higher and want to download designs into the UP1 hardware board.
- Software also available on ECE Unix workstations also - See Class WWW page for instructions on using Maxplus on Unix workstations
  - Files are compatible between Unix workstation version and student versions.

BR 8/99

### Course Software (cont)

Software is the same as used by practicing engineers in industry.

- HIGHLY RECOMMEND that you install it on your home PC
  - No competition for seats in lab
  - Eat popcorn, watch DVD, listen to music while you do homework
  - If you don't have a PC, get one. It is an indispensable tool for an engineer (the, you captury unit grate grant)

BR 8/99

#### Lecture, Labs

- Lecture is MW. Will meet on Fridays also for 'awhile' to get a fast start on material
  - Will get these 'extra' lectures back near end of semester when concentrating on project
- Only need to attend your lab session (Simrall workstation lab, 1st floor) to hear TA explanation of lab assignment
  - Can complete assignment on Unix machines or home PC. Upload files from home for TA checkoff.
- Lab assignments due ONE WEEK from your assigned lab time unless otherwise noted.

# Combinational Logic Review

Digital Devices was a LONG, LONG time ago in a galaxy FAR, FAR, AWAY for many of you.

We don't expect you to remember *everything* you learned in Digital Devices, but you need to remember > 0%.

We will review some to help you remember. You also need to go back and look at old notes. After a couple of days of review, we will expect you to be up to speed, and then we will *ZOOM* along.

Ask QUESTIONS during CLASS to SLOW things down.

BR 8/99













































### Memories

Memories are classified as K x N devices, K is the # of locations, N is the number bits per location (16 x 2 would be 16 locations, each storing 2 bits)

K locations require  $log_2(K)$  address lines for selecting a location (i.e. a 16 location memory needs 4 address lines)

A memory that is  $K \ge N$ , can be used to implement N boolean equations, which use log2(K) variables (the N boolean equations must use the same variables).

One address line is used for each boolean variable, each bit of the output implements a different boolean equation.

The memory functions as a LookUp Table (LUT). BR 899





















## Making a Design Run Fast

- · Speed usually much more important than saving gates.
- The speed of a gate directly affects the maximum clock speed of digital system
- Gate speed is TECHNOLOGY dependent
  - 0.35u CMOS process has faster gates than 0.8u CMOS process
- · Implementation choice will affect Design speed
  - A Custom integrated circuit will be faster than an FPGA implementation.
- · Design approaches will affect clock speed of system
  - Smart designers can make a big difference

BR 8/99

### Summary

- Need to review your Digital Devices notes
  - Basic Gates, Boolean algebra (algebraic minimization, up to four variable K-maps), Combinational building blocks (muxes, decoders, memories, adders)
- We will discuss Hardware Description Languages - VHDL is the language used in the class
- We will discuss modern implementation technologies, primarily Field Programmable Gate Arrays (FPGAs)
- We will discuss design strategies for making designs run faster, not necessarily take less gates.