













Timetest, 3 rd try				
<pre>module timetest (y1,y2,a,clk) output y1,y2; input a,clk; reg y1,y2; always @(posedge clk) begin y1 = #1 a; end</pre>	Delays are added. Note that the delays are added on the right hand side, in front of the 'a' signal. This means that the 'a' value is			
always @(pogedge clk) begin y2 = #1 y1; end endmodule	sampled on the rising edge, but the assignment is delayed by 1 time unit, and so simulates a clock-to-q delay.			
Synthesis results in DFF chain. 3/25/2003 BR 8				















	Some Rules		
 Verilog in which gate level simulat are: Use blocking ass combinational Use only nonblog purely sequential sequential assign If you understand 	the differences between bi nments in terms of simula	n synthesized of these rules are purely cks that are either onal and locking and	1
3/25/2003	BR	17	

A Subtle Error if using blocking assignments for sequential logic			
<pre>module dff (q,a,clk); output q; input a,clk;</pre>	<pre>module dff (q,a,clk); output q; input a,clk;</pre>		
reg q;	reg q;		
always @(posedge clk) begin q = #1 a; end endmodule	always @(posedge clk) begin #1 q = a; end endmodule		
Correct DFF simulation, 'a' sampled on rising edge, assigned 1 time unit after rising edge.	Delays 1 time unit after rising edge, then samples 'a' value, and assigns this to 'q'. This is modeling <i>negative</i> setup time!!!!		
3/25/2003	BR 18		