# Outline

- Clock and Synchronization
- 1. Why synchronous?
- 2. Clock distribution network and skew
- 3. Multiple-clock system
- 4. Meta-stability and synchronization failure
- 5. Synchronizer

RTL Hardware Design by P. Chu	Chapter 16	1	RTL Hardware Design by P. Chu	Chapter 16	2

3

5

# Timing of a combinational digital system

- Steady state
  - Signal reaches a stable value
  - Modeled by Boolean algebra
- Transient period
  - Signal may fluctuate
  - No simple model
- Propagation delay: time to reach the steady state

Chapter 16

4

6

RTL Hardware Design by P. Chu

# Timing Hazards

1. Why synchronous

Chapter 16

- Hazards: the fluctuation occurring during the transient period
  - Static hazard: glitch when the signal should be stable
  - Dynamic hazard: a glitch in transition
- Due to the multiple converging paths of an output port

RTL Hardware Design by P. Chu

RTL Hardware Design by P. Chu

Chapter 16

RTL H by P. (

• E.g., static-hazard (sh=ab'+bc; a=c=1)



• E.g., dynamic hazard (a=c=d=1)







RTL Hardwa by P. Chu

- · This is not feasible for synthesis
- · What's can go wrong:
  - During logic synthesis, the logic expressions will be rearranged and optimized.
  - During technology mapping, generic gates will be re-mapped
  - During placement & routing, wire delays may change

Chapter 16

- It is bad for testing verification

RTL Hardware Design by P. Chu

11

9

# Dealing with hazards

• In a small number of cases, additional logic can be added to eliminate race (and hazards).



- Better way to handle hazards
   Ignore glitches in the transient period and retrieve
  - the data after the signal is stabilized
- In a sequential circuit
  - Use a clock signal to sample the signal and store the stable value in a register.
  - But register introduces new timing constraint (setup time and hold time)



- Synchronous system:
  - group registers into a single group and drive them with the same clock
  - Timing analysis for a single feedback loop



# Synchronous circuit and EDA

- Synthesis: reduce to combinational circuit synthesis
- Timing analysis: involve only a single closed feedback loop (others reduce to combinational circuit analysis)
- · Simulation: support "cycle-based simulation"
- Testing: can facilitate scan-chain

RTL Hardware Design by P. Chu	Chapter 16	14

# Clock distribution network

- Ideal clock: clock's rising edges arrive at FFs at the same time
- Real implementation:

RTL Hardware Design by P. Chu

- Driving capability of each cell is limited
- Need a network of buffers to drive all FFs
- In ASIC: done by clock synthesis (a step in physical synthesis)
- In FPGA: pre-fabricated clock distribution network

Chapter 16

16

15



Chapter 16

2. Clock distribution network

and skew

esign

Block diagram





# Clock skew



### ~

# **Timing analysis**

- Setup time constraint (impact on max clock rate)
- · Hold time constraint





• If the clock signal travels from the opposite direction

 $T_{c(min)} = T_{cq} + T_{next(max)} + T_{setup} + T_{skew}$ 

- Normally we have to consider the worst case since
  No control on clock routing during synthesis
  - Multiple feedback paths



22

Summary

RTL Hardware Design by P. Chu

- Clock skew normally has negative impact on synchronous sequential circuit
- Effect on setup time constraint: require to increase clock period (i.e., reduce clock rate)
- Effect on hold time constraint: may introduce hold time violation
- Can only be fixed during physical synthesis: re-route clock; re-place register and comb logic; add artificial delay logic
- Skew within 10% of clock period tolerable

Hold time constraint

$$t_h < t_2$$

 $t_3 < t_4$ 

 $t_3 = t_0 + T_{cq} + T_{next(max)}$ 

in this particular case

RTL Hardware Design by P. Chu

 $t_4 = t_5 - T_{setup} = (t_0 + T_c + T_{skew}) - T_{setup}$ 

$$\begin{split} T_{cq} + T_{next(max)} + T_{setup} - T_{skew} < T_c \\ T_{c(min)} = T_{cq} + T_{next(max)} + T_{setup} - T_{skew} \end{split}$$

· Clock skew actually helps increasing clock rate

Chapter 16

$$t_2 = t_0 + T_{cq} + T_{next(min)}$$

$$t_h = t_0 + T_{hold} + T_{skew}$$

$$T_{hold} < T_{cg} + T_{next(min)} - T_{skew}$$

$$T_{hold} < T_{cq} - T_{skew}$$

- Skew may reduce hold time margin
- Hold time violation cannot be corrected in RT level

23

21

# 3. Multiple-clock system

Why multiple clocks

- Inherent multiple clock sources - E.g., external communication link
- Circuit size
  - Clock skew increases with the # FFs in a system
  - Current technology can support up to 10^4 FFs
- Design complexity
  - E.g., as sysetm w/ 16-bit 20 MHz processor, 1-bit 100 MHz serial interface, 1 MHz I/O controller
- Power consideration
  - Dynamic power proportional to switching freq

RTL Hardware Design	Chapter 16	26
by P. Chu		

# Derived vs Independent clocks

Chapter 16

25

- Independent clocks:
  - Relationship between the clocks is unknown
- Derived clocks:

RTL Hardware Design by P. Chu

- A clock is derived from another clock signals (e.g., different clock rate or phase)
- Relationship is known
- Logic for the derived clock should be separated from regular logic and manually synthesized (e.g., special delay line or PLL)
- A system with derived clock can still be treated and analyzed as a synchronous system

RTL Hardware Design	Chapter 16	27
KIL Haluwale Design	Chapter 10	21
by P. Chu		

4. Meta-stability and

synchronization failure

Chapter 16

# GALS

- Globally asynchronous locally synchronous system
  - Partition a system into multiple clock domains
  - Design and verify subsystem in same clock domain as a synchronous system

Chapter 16

 Design special interface between clock domains

RTL Hardware Design by P. Chu 28

# Timing analysis of a synchronous system

- To satisfy setup time constraint:
  - Signal from the state register
    - Controlled by clock
    - Adjust clock period to avoid setup time violation

- Signal from external input

- Same if the external input comes from another synchronous subsystem
- Otherwise, have to <u>deal with the occurrence</u> of setup time violation.

RTL Hardware Desig by P. Chu	n Chapter 16	30

RTL Hardware Design by P. Chu





• What happens after timing violation?



- Output of FF becomes 1 (sampled old input value)
- Output of FF becomes 0 (sampled new input value)
- FF enters metastable state, the output exhibits an "in-between" value
  - FF eventually "resolves" to one of stable states
  - The resolution time is a random variable with distribution function ( $\tau$  is decay constant)

$$P(T_r) = e^{-\frac{T_r}{\tau}}$$

• The probability that metastability persists beyond Tr (i.e., cannot be resolved within Tr)

RTL Hardware Design	Chapter 16
KIL Haluwale Design	Chapter 10
by P. Chu	

# MTBF(Tr)

- Synchronization failure
  - an FF cannot resolve the metastable condition within the given time
- MTBF
  - Mean Time Between synchronization Failures
  - Basic criterion for metastability analysis
  - Frequently expressed as a function of Tr (resolution time provided)

Chapter 16

RTL Hardware Design by P. Chu

33

35

34

#### • MTBF computation

- R<sub>meta</sub>: The average rate at which an FF enters the metastable state.
- $P(T_r)$ : The probability that an FF cannot resolve the metastable condition within  $T_r$ .

$$R_{meta} = w * f_{clk} * f_d$$

w is the susceptible time window

$$P(T_r) = e^{-\frac{T_r}{\tau}}$$

$$\begin{split} AF(T_r) &= R_{meta} * P(T_r) = w * f_{clk} * f_d * e^{-\frac{T_r}{\tau}} \\ \text{MTBF}(T_r) &= \frac{1}{AF(T_r)} = \frac{e^{\frac{T_r}{\tau}}}{w * f_{clk} * f_d} \end{split}$$

Chapter 16

RTL Hardware Design by P. Chu

# • E.g., w=0.1ns, τ=0.5ns, f<sub>clk</sub>=50MHz, f<sub>d</sub>=0.1f<sub>clk</sub>

$T_r$	MTBF
0.0 ns	$4.00 * 10^{-05}$ sec (0.04 msec)
2.5 ns	5.94 * 10 <sup>-03</sup> sec (5.94 msec)
5.0 ns	$8.81 * 10^{-01}$ sec (0.88 sec)
7.5 ns	1.31 * 10 <sup>+02</sup> sec (131 sec)
10.0 ns	1.94 * 10 <sup>+04</sup> sec (5.39 hours)
12.5 ns	2.88 * 10 <sup>+06</sup> sec (3.33 days)
15.0 ns	4.27 * 10 <sup>+08</sup> sec (1.36 years)
17.5 ns	6.34 * 10 <sup>+10</sup> sec (2.01 * 10 <sup>3</sup> years)
20.0 ns	9.42 * 10 <sup>+12</sup> sec (2.99 * 10 <sup>5</sup> years)
22.5 ns	$1.40 * 10^{+15}$ sec (4.43 * 10 <sup>7</sup> years)
25.0 ns	2.07 * 10 <sup>+17</sup> sec (6.58 * 10 <sup>9</sup> years)
27.5 ns	3.08 * 10 <sup>+19</sup> sec (9.76 * 10 <sup>11</sup> years)
30.0 ns	$4.57 * 10^{+21}$ sec (1.45 * 10 <sup>14</sup> years)
32.5 ns	$6.78 * 10^{+23}$ sec (2.15 * 10 <sup>16</sup> years)
35.0 ns	$1.01 * 10^{+26}$ sec (3.19 * 10 <sup>18</sup> years)

Chapter 16

RTL Hardware Design by P. Chu

#### · Observations

- MTBF is statistical average
- Only Tr can be adjusted in practical design
- MTBF is extremely sensitive to Tr
  - Good: synchronization failure can be easily avoided by providing additional resolution time
  - Bad: minor modification can introduce synchronization failure

# 5. Synchronizer

. Hardware Design P. Chu	Chapter 16	37	RTL Hardware Design by P. Chu	Chapter 16	38

39

41

- Synchronization circuit:
  - Synchronize an asynchronous input with system clock
  - No physical circuit can prevent metastability
  - Synchronizer just provides enough time for
  - the metastable condition to be "resolved"
- E.g.,
  - w=0.1ns,  $\tau$ =0.5ns, f<sub>clk</sub>=50MHz, f<sub>d</sub>=0.1f<sub>clk</sub>
  - -T<sub>setup</sub>=2.5s

RTL Hardware Design Chapter 16 by P. Chu



Chapter 16

- T<sub>r</sub> = 0
- MTBF(0) = 0.04 ms

- $T_r = T_c (T_{comb} + T_{setup})$
- T<sub>r</sub> depends on T<sub>c</sub> , T<sub>setup</sub> and T<sub>comb</sub> - T<sub>c</sub>: vary with system specification
  - T<sub>comb</sub>: vary with circuit, synthesis (gate delay),
  - placement & routing (wire delay)
- E.g.,

RTL Hardwar by P. Chu

- $-T_r = 20 (T_{comb} + 2.5) = 17.5 T_{comb}$
- $-T_{comb} = 1ns, T_{r} = 16.5ns; MTBF(16.5) = 272yr$
- $-T_{comb} = 12.5$ ns,  $T_r = 5$ ns; MTBF(5) = 0.88ns
- Not a reliable design

RTL Hardware Design Chapter 16 42 by P. Chu

### Two-FF synchronizer

- Add an extra FF to eliminate T<sub>comb</sub>
  - $-T_r = T_c T_{setup}$
  - $-T_r$  depends on  $T_c$  only
  - Async input delayed by two clock cycles
- E.g.,
  - -Tr=20 2.5=17.5; MTBF(17.5)=3000yr
- Most commonly used synchronizer
- In ASIC technology
  - May have "metastability-hardened" D FF cell (large area)

RTL Hardware Design	Chapter 16	43
by P. Chu		

# Three-FF synchronizer

· Add an extra stage to increase resolution time

 $-T_r = 2(T_c - T_{setup})$ 

- Async input delayed by three clock cycles

- E.g.,  $-T_r = 2^*(20 - 2.5);$  MTBF(30)=6 billion yr
- · Hardly needed

RTL Hardware Design by P. Chu

RTL Hardware Design	Chapter 16	44
by P. Chu		

### Observation

- T<sub>r</sub> is in the exponent of MTBF equation
- Small variation in T<sub>r</sub> can lead to large swing in MTBF

# Proper use of synchronizer

- Use a glitch-free signal for synchronization
- · Synchronize a signal in a single place
- · Avoid synchronization multiple "related" signals.
- · Reanalyze the synchronizer after each design change

Chapter 16

RTL Hardware Design by P. Chu	Chapter 16

Chapter 16



RTL Hardware Design by P. Chu

47

45

### Why synchronization is a "tricky" issue

- · Metastability is basically an "analog" phenomena
- Metastability behavior is described by random • variable
- Metastability cannot be easily modeled or simulated in gate level (only 'X')
- Metastability cannot be easily observed or measured in physical circuit (e.g., MTBF = 3 months)
- · MTBF is very sensitive to circuit revision

Chapter 16 48 RTL Hardware Design by P. Chu

# 6. Enable tick crossing clock domain

# Signals crossing clock domains

- Synchronizer
  - Just ensures that the receiving system does not enter a metastable state
  - Not guarantee the "function" of the received signal
- Consideration
  - One signal
  - Multiple signals ("bundled data")

RTL Hardware Design by P. Chu	Chapter 16	49	RTL Hardware Design by P. Chu	Chapter 16	50

# Domain-crossing of an enable signal

- An enable tick
  - One-clock-cycle wide
  - To be sample in a single clock edge
  - E.g., enable input of a counter; read/write signal of a FIFO buffer
  - Can also be used to retrieve bundled data

# RTL Hardware Design Chapter 16 51 by P. Chu

• Will this work?



Chapter 16

RTL Hardware Design	
by P. Chu	

53

"Wide" enable signal

• From a slow clock domain to a fast clock domain (e.g., 1 MHz to 10 MHz)



# "Narrow" enable signal

- From a fast clock domain to a slow clock domain (e.g., 10 MHz to 1 MHz)
- The enable pulse is probably to narrow to be detected
- Need to "stretch" the pulse
  - Cannot be done by a normal sequential circuit

Chapter 16

- Need to use "tricks"

RTL Hardware Design by P. Chu 54



- en\_q asserted at the rising edge of en\_in
- en\_q then synchronized
- en\_strobe then clears stretcher
- en\_q may last over two clock cycles and thus an edge-detector is needed
- · Can this scheme be used for wide-pulse? RTL Hardware Design by P. Chu Chapter 16

55

# Level-alternating scheme

- · Output interface of sender and input interface of receiver modified for domain crossing
- · Output interface converts an "edge-sensitive" enable pulse to a level-alternating signal – Use a T-FF
- · Input interface converts the level-alternating signal back to "edge-sensitive" enable pulse - Use a dual-edge detector
- Eliminate the ad-hoc stretcher and follow the synchronous design methodology

RTL Hardwa by P. Chu	ıre Design	Chapter 16	56



- How to control the rate of data (or number of enable ticks) between two clock domains? (e.g., 10 MHz system to 1 MHz system)
- · Does the sending system have prior knowledge about the processing speed of receiving system?
- · Handshaking scheme
  - Use a feedback signal
  - Make minimal assumption about the receiving system

RTL Hardware Design	Chapter 16	59
by P. Chu		

# 6. Handshaking

Chapter 16

RTL Hardware Design by P. Chu





• Need synchronizer if talker listener in different clock domains



• Talker FSM and listener FSM



- Implementation:
  - Talker: FSM and synchronizer for ack\_out
  - Listener: FSM and synchronizer for req\_out
- Pass an enable tick using handshaking
  The enable tick functions as the start signal in
  - talker – The listener generates a Mealy output which is asserted when req\_sync is asserted in the s\_ack0 state (i.e., a rising-edge detection circuit for req\_sync)

Chapter 16



64

· Can we remove the second part of handshaking?



- Two-phase handshaking protocol
  - We can modify the 4-phase protocol so that talker/listener not returning to 0
  - May not be proper for certain applications



RTL Hardware Design Chapter 16 by P. Chu

- It is difficult to synchronize a multiple-bit signal (e.g., signal changes from 11 to 00)
- Use req/ack and handshaking protocol to coordinate data transfer
  - Only one signal needs to be synchronized in each domain
  - All other signals are bundled as "data"

RTL Hardware Design by P. Chu	Chapter 16	67	RTL Hardware Design by P. Chu	Chapter 16	68

• Push operation (talker sending data)

6. Data transfer crossing

clock domains

- Conceptual diagrams



- More detailed diagram

   Talker activates req\_out and tri\_en (i.e., placing data on data bus) at the same time.
  - req\_out is delayed one or two clocks when synchronized in listener
  - data is stabilized when data\_en is asserted (i.e., no timing violation)



Pull operation (taller retrieving data)
 – Conceptual diagrams



71

• Bidirectional operation is possible; e.g.,



- Performance:
  - How many clock cycle for one data transfer?
- Other methods for data transfer
  - FIFO (synchronization needed for empty and full status signal)
  - Shared memory (synchronization needed for arbitration circuit)
  - Dual-port memory (meta-stable condition may occur in the internal arbitration circuit)

73

RTL Hardware Design Chapter 16 by P. Chu