

COEN-6501 DIGITAL SYSTEMS AND SYNTHESIS

Final Examination, Dec. 13, 2012

Examiner: A. J. Al-Khalili

Official Calculators are allowed

Time Allowed: 3hrs

Answer all questions

All questions carry equal weight

Question 1

The following VHDL model illustrates embedded code for generate statements to describe a two dimensional structure.

- a. Correct all syntax and semantic errors.
- b. Draw the logic diagram described by the VHDL model.
- c. Generate the Boolean expression for $X = F(A,B)$.

```
L1  Entity Logic is;
L2  port (A,B: in BIT (3 downto 0) X: out bit);
L3  end LOGIC
L4  architecture STRUCTURE of LOGIC is
L5  component AND2-GATE
L6  port
L7  (A,B: in BIT; Z: out BIT); end component;
L8  component OR_2GATE port (A,B: in BIT; Z out out bit); end component
L9  OR2_GATE;
L10 signal ASIG , OSIG: BIT_VECTOR( 3 downto 0 ) := X"0";
L11 begin
L12 R: for COL in 1 to 2 generate
L13   C: for ROW in 3 downto 0 generate
L14     R1: if (COL=1) generate
L15       AX: AND2_GATE portmap (A(ROW), B(ROW), ASIG(ROW));
L16     end generate R1;
L17     R1C: if (COL=2 and ROW=/=0) generate
L18       OX: OR_2GATE portmap(ASIG(ROW), O(ROW), OSIG(ROW-1));
L19     end generate R1C;
L20     R1C0: if (COL=2 and ROW=0) generate
L21       O0: OR_2GATE portmap (ASIG(ROW), OSIG(ROW),X);
L22     end generate R1C0;
L23   end generate C;
L24 end generate R;
L25 end STRUCTURE;
```

Question 2

The circuit shown in Fig. 1 given below is a Controller. The timing characteristic of the gates and the flip-flops are listed below. The circuit operates at a supply voltage of $5V \pm 10\%$ in an ambient temperature range of 0 to 25°C with a power dissipation of 1.0 W. The thermal resistance of the package is 40°C/W and the process variation factor is $\pm 20\%$. Determine:

- All the paths in the circuit.
- The critical path in the circuit. What will be the typical delay of the path?
- Maximum speed of operation for the worst conditions.

Notes:

- Arrival times of inputs: Start, Zero, External is at $-\infty$ and all are registered inputs.
- Temperature degrading factor $M=1.5$
- K_1, K_2 are input and output degrading factors.

Component	T_p (ns)	Input Loading (UL)	K_1 (ns/UL)	K_2 (ns/fo)
Inverter	0.15	1	0.08	0.1
NAND	0.3	1.5	0.12	0.15
AND	0.8	2.5	0.12	0.15
D-FF ($t_{su}=0.5$, $t_h=0.2$ ns)	0.7	2	0.10	0.2




Fig. 1 of Question 2

Question 3

- Design a full Subtractor
- Implement the subtractor in an FPGA with 2 input Look-Up Tables. Implement the same with a 3 input Look-Up Tables. Compare the two results

Question 4


It is required to design a multi-operand adder based on Carry Save Adder (CSA) architecture. Assume the number of operands is equal to five (v, w, x, y, z), each with a width of 4 bits as shown below.

- Construct the adder using a Manchester carry adder for the output stage.
- Evaluate the area in terms of equivalent Full Adder, A and delay in terms FA delay D. assume a MUX is $0.5A, 0.5D$ and any gate is $0.25A, 0.25D$
- Insert a pipeline before the Manchester Carry Adder. Perform the necessary analysis to show the impact of addition of the pipeline register on the speed and area. Assume the following parameters for each Flip Flop in the register: Clock to output delay, $\tau_{CQ} = 1.5D$, Set up time $\tau_{su} = D$ and Hold time, $\tau_h = 0.5D$.



Question 5

Design a Finite State Machine (FSM) to be used as start of a message detector. Serial data, one bit at a time, in packets of 4 bits entering the FSM on line x , are synchronized with the clock and analyzed. The start of data is indicated with arrival of either "1010" or "0101" where an output, $z=1$ is generated. A separate reset mechanism will put the machine in the initial state.



Question 6

- Represent $A = 0.25$ and $B = -10$ in a floating point format given below assuming a hidden '1'

S	Exponent biased (5 bits)	Significand (10 bits)
15 14	9	0

- Add, $A + B$ in a floating point format and give your result in packaged format.
- Explain the IEEE, rounding method of "to nearest even"
- Give an architecture for floating point Adder.

Question I


COEN 6501 - Dec 2012

i (4)

```

L1 Entity Logic is; remove should be BIT_VECTOR
L2 port (A,B: in BIT (3 downto 0) X: out bit);
L3 end LOGIC add ;
L4 architecture STRUCTURE of LOGIC is
L5 component AND2-GATE
L6 port underline remove
L7 (A,B: in BIT; Z: out BIT); end component;
L8 component OR_2GATE port (A,B: in BIT; Z out out bit); end component
OR2_GATE;
L9 signal ASIG , OSIG: BIT_VECTOR( 3 downto 0 ) := X"0";
L10 begin
R: for COL in 1 to 2 generate
C: for ROW in 3 downto 0 generate
    R1: if (COL=1) generate
        AX: AND2_GATE portmap (A(ROW), B(ROW), ASIG(ROW));
    end generate R1;
    R1C: if (COL=2 and ROW/=0) generate OSIG
        OX: OR_2GATE portmap(ASIG(ROW), O(ROW), OSIG(ROW-1));
    end generate R1C;
    R1C0: if (COL=2 and ROW=0) generate
        O0: OR_2GATE portmap (ASIG(ROW), OSIG(ROW),X);
    end generate R1C0;
end generate C;
end generate R;
end STRUCTURE;

```




iii (3) $X = ((A(3) \cdot B(3)) + \underbrace{OSIG(3)}_{=0} + A(2)B(2) + A(1)B(1) + A(0)B(0))$

Q 2

COEN 6501

Dec 2012



a) ③

There are 5 paths

- ① $R_1 \rightarrow G_1 \rightarrow G_5 \rightarrow R_1$
 - ② $R_1 \rightarrow G_3 \rightarrow G_6 \rightarrow R_2$
 - ③ $R_3 \rightarrow G_4 \rightarrow G_6 \rightarrow R_2$
 - ④ $R_3 \rightarrow G_2 \rightarrow G_5 \rightarrow R_1$
 - ⑤ $R_2 \rightarrow G_7 \rightarrow R_3$
- } Paths ① ② ③ ④ are EQUAL

b) ④ Path ①

$$\begin{aligned}
 & 0.7 + 0.2(3) + 2 + 0.1(1.5) \\
 & 0.3 + 0.15(1) + 0.12(1.5) \\
 & 0.3 + 0.15(1) + 0.12(2) \\
 & \quad \quad \quad + 0.5 = 3.42 \text{ ns}
 \end{aligned}$$

Path ⑤

$$\begin{aligned}
 & 0.7 + 0.2(1) + 0.1(2.5) \\
 & 0.8 + 0.15(1) + 0.12(2) \\
 & \quad \quad \quad + 0.5 = 2.84 \text{ ns}
 \end{aligned}$$

Critical path is path 1. with max frequency of $\frac{1}{3.42} \Rightarrow \underline{\underline{292.4 \text{ MHz}}}$

6) ③ Worst case

$$T_a = 25^\circ C \quad \theta = 40^\circ C/W \quad P = 1W$$

$$P = \frac{T_J - T_a}{\theta} \quad T_J = 65^\circ C$$

$$f_t = \left(\frac{T_J}{T_a}\right)^{-1.5} \quad \left(\frac{338}{298}\right)^{1.5} = 1.20$$

Voltage

U2 Continued COEN 6501 Dec 2012

$$K_V = \frac{1}{(1 \pm 0.01) V_D}$$

with $\pm 10\%$. worst case is 90% .

$$= \frac{1}{1 - 0.1} = \frac{1}{0.9} = 1.11$$

Process

$$K_P = (1 + 0.01 K_p)$$

with $\pm 20\%$.

$$= 1 + 0.2 = 1.21$$

$$K = K_P * K_V * K_T = 1.11 * 1.21 * 1.20$$
$$\approx 1.6$$

Worst Case frequency $\approx \underline{\underline{182.75}}$

Q3

COEN 6501 Dec 2012


	A	B	B _{in}	D	B _{out}
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	0
3	0	1	1	0	1
4	1	0	0	0	0
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1

AB

B _{in}	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$D = A \oplus B \oplus B_{in}$

Two input table




AB

B _{in}	00	01	11	10
0	0	1	2	4
1	1	0	3	5

$$B_{out} = \bar{A}B_{in} + \bar{A}B + BB_{in}$$

$$\text{Or } B_{out} = \bar{A}B + B_{in} (A \oplus B)$$




Three input Table

$A \oplus B \oplus B_{in}$

A	B	C	D
1	1	1	1

$AB + \bar{A}B + BB_{in}$


A	B	C	D
1	1	1	1



Comparison

c) ③

2 input LUT



A2
Area of 2 variable LUT:
4 Cell + 3 MUX

D2
Delay Read:

1 Cell + 2 MUX

Comparison

Area of 2 LUT

$\neq A2 = 28 \text{ Cell} + 21 \text{ MUX}$

Delay of 2 LUT

1 Cell + 6 MUX

A3

Area of 3 Variable LUT:

8 Cell + 7 MUX

D3
Delay Read:

1 Cell + 3 MUX

Area of 3 LUT


8 Cell + 7 MUX

Delay of 3 LUT

1 Cell + 3 MUX

Using
3-input LUT

is faster and more saving
in area



b) Delay = $3D + 0.25D + 4 * 0.5D + 0.25$ = $5.5D$
 CSA PG MNX, XOR

Area = $12A + 10 * 0.25A + 5 * 0.5A$ = $17A$
 FA Gates Muxes

c) When we insert the pipeline, the Combinational logic is broken into 2 parts
 First part will be the CSA = $3D$
 Second part will be the Manchester = $4 * 0.5D + 0.25D + 0.25D = 2.5D$
 Second part is less than the first part delay wise so

$$T = T_{cq} + 3D + D = 5.5$$


T_{cq} CSA t_{su}

Delay is not improved yet, the area is increased by 9 FF.

Q5

COEN 6501

Dec 2012



min term	Present State				Next State			output y_2^+
	y_2	y_1	y_0	x	g_2^+	y_1^+	y_0^+	
0	0	0	0	0	0	0	0	$y_2^+ = 0$
1	0	0	0	1	0	0	0	$y_2^+ = 0$
2	0	0	1	0	0	0	0	$y_2^+ = 0$
3	0	0	1	1	0	0	0	$y_2^+ = 0$
4	0	1	0	0	0	0	0	$y_2^+ = 0$
5	0	1	0	1	0	0	0	$y_2^+ = 0$
6	0	1	1	0	0	0	0	$y_2^+ = 0$
7	0	1	1	1	0	0	0	$y_2^+ = 0$
8	1	0	0	0	0	0	0	$y_2^+ = 0$
9	1	0	0	1	0	0	0	$y_2^+ = 0$
10	1	0	1	0	0	0	0	$y_2^+ = 0$
11	1	0	1	1	0	0	0	$y_2^+ = 0$
12	1	1	0	0	0	0	0	$y_2^+ = 0$
13	1	1	0	1	0	0	0	$y_2^+ = 0$
14	1	1	1	0	0	0	0	$y_2^+ = 0$
15	1	1	1	1	0	0	0	$y_2^+ = 0$

y_2^+	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	1	1	1	1
10	1	1	1	1

$$y_1^+ = y_1 + y_0 + y_2 \bar{z} -$$





y_2^+	00	01	11	10
00	0	1	1	1
01	1	1	1	1
11	1	1	1	1
10	0	1	1	0

$$y_0^+ = y_1 + x + y_2 \bar{y}_0$$

Using D Flip Flop $y^+ = D_{in}$

y_2^+	00	01	11	10
00				
01				1
11				
10				1

$$Z = y_2 y_1 \bar{y}_0 x + \bar{y}_2 y_1 y_0 \bar{x}$$



QB

COEN 6501

Dec 2012

$$a) ③ \text{ Bias} = 2^{n-1} - 1 = 2^5 - 1 = 15$$

$$\begin{aligned} A &= 0.25_{10} = 0.01_2 = 1.0 * 2^{-2} \\ B &= 1.0_{10} = 1010.0_2 = 1.010 \cdot 2^3 \end{aligned}$$

$$e_A = 15 - 2 = 13_{10} = 1101_2$$

$$e_B = 15 + 3 = 18_{10} = 10010_2$$

Representation:

$$A \rightarrow \boxed{0} 01101|00000000000$$

$$B \rightarrow \boxed{1} 10010|01000000000$$

b) ③

 $A+B$

$$\text{exp}_2 - \text{exp}_1 = 3 - (-2) = 5 \quad \underline{\text{shift } A \text{ 5 places to the right}}$$

Bias -ve Complement of

$$01.01000 \quad 2' \text{ complement}$$

$$\begin{array}{r} 110 \cdot 10111 \\ \cdot 00001 \\ \hline 110 \cdot 11000 \end{array} + 1$$

Now add $A+B$

-ve number

Complement & add 1

$$\begin{array}{r} 110.11000 \\ \cdot 00001 \\ \hline 110.11001 \\ 001.000110 \\ \hline 1.00111 \end{array}$$

$$A+B \rightarrow \boxed{1} 10010|00111000000$$

$$1.00111 * 2^3 = 1001.11_2 = 9.75$$

② We round the numbers if $R(M_0+S)$ is true. This translates to the following table

Number	rounded	error	Number	rounded	error
$x_0.00$	$x_0.$	0	$x_1.00$	x_1	0
$x_0.01$	$x_0.$	$-1/4$	$x_1.01$	x_1	$-1/4$
$x_0.10$	$x_0.$	$-1/2$	$x_1.10$	x_1+1	$+1/2$
$x_0.11$	x_1	$+1/4$	$x_1.11$	x_1+1	$+1/4$

This gives zero error assuming there are equal even and odd numbers

d) ② Check notes:

