

Question 1

a) There are 6 errors as follows:

L1 entity demo is remove ;

L2 missing ;

L3 missing ; and Vector out1: out stat. logic-vector;

L8

L9 missing process before a case statement


Line 19 remove end if

b) This is a finite state machine

There are 4 states: S0, S1, S2, S3

Reset = 1 system starts at S0

Depending on in1 input the next state is decided upon rising edge of the clock



Q2


a) Three most common logic implementation in FPGAs are

Look up Tables - SRAM and EPROM - 2-1 MUX

the look up table using memory and 2-1 MUX is a convenient way of applying any function. The 2-1 MUX is simple and fast needing 2 Transistors and one inverter. It can implement any logic gates required.

b)

i)



Total Area

4 Variable LUT requires $2^4 - 1$ 2-1 MUX

* Area = $4 (2^4 - 1) = \underline{60}$ 2-1 MUX


Delay

4 Variable LUT has 4 2-1 MUX delay

* $3 * 4 = \underline{12}$ 2-1 MUX delay

ii)

A better implementation would be



Area

$3 * 2^4 - 1 = 45$ MUX delay


Depth

$2 * 4 = 8$ MUX speed

iii)

Using a 3 variable LUT

3 Variable LUT



Area = $5 * 2^3 - 1 = \underline{35}$ 2-1 MUX delay

Delay = $3 * 3 = 9$ 2-1 MUX delay

Q 3

- a) Advantage of Booth Algorithm is many folds including:
 applicable to sign & unsigned number multiplication.
 It reduces the number of rows to be added, hence

b)

$$\begin{array}{rcl}
 20 & = & 0010100 \\
 15 & = & 001111 \\
 -20 & = & 1101100 \\
 15 & & 001111
 \end{array}
 \quad
 \begin{array}{rcl}
 -20 & = & 1101100 \\
 -15 & = & 110001 \\
 -40 & = & 11011000 \\
 -30 & = & 1100010
 \end{array}$$

$$\begin{array}{r}
 \begin{array}{ccccccc}
 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
 \hline
 & +1 & & & & & \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 \begin{array}{ccccccc}
 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
 \hline
 & & & & & -1 & \\
 \hline
 \end{array}
 \end{array}$$

-14 = 20

$$\begin{array}{r}
 000000000000 \\
 000000000000 \\
 110110000000 \\
 \hline
 \end{array}$$

Result 11011010100

A negative number = $0001001100 =$

So the results is $00100101100 = -300$

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ No adders are needed

- b) If we take 15 as the multiplicand then

-20 1101100 adding '0'

$$\begin{array}{r}
 000000000000 \\
 -15 1111100001 \\
 -15 1110000001 \\
 \hline
 \end{array}$$


$$\begin{array}{r}
 \begin{array}{ccccccc}
 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 \\
 \hline
 & & & & & -1 & & \\
 \hline
 \end{array}
 \end{array}$$

Result 111011010100 taking the Complement of the number
 $000100101100 = 300$

$$\begin{array}{r}
 \begin{array}{ccccccc}
 1 & 1 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \\
 \hline
 & + & + & & & & & & & \\
 \hline
 \end{array}
 \end{array}$$

Q4

State Diagram



Transition Table

Next States		AB			
		00	01	11	10
y ₁ y ₀		01	00	01	00
00		01	00	01	00
01		11	00	10	00
11		11	11	11	11
10		11	00	11	00

output		AB			
		00	01	11	10
y ₁ y ₀		0	0	0	0
00		0	0	0	0
01		0	0	0	0
11		1	1	1	1
10		0	1	1	0


$$Z = y_1 y_0 + y_1 \bar{y}_0 + (A \oplus B) \quad \underline{\text{Equ 1}}$$

		AB			
y ₁ y ₀		00	01	11	10
		00	01	11	10
00		0	0	0	0
01		1	0	1	0
11		1	1	1	1
10		1	0	1	0

$$y_1 = y_1 y_0 + (A \oplus B)(y_1 \oplus y_0) \quad \underline{\text{Equ 2}}$$

AB		00	01	11	10
y ₁ y ₀					
00		1	0	1	0
01		0	0	0	0
11		1	1	1	1
10		1	0	1	0

$$y_0 = y_1 y_0 + (A \oplus B)(y_1 \oplus y_0) \quad \underline{\text{Equ 3}}$$



Q5

Given information

Cycle $T = 20 \text{ ns}$, Clock skew $\gamma = 2 \text{ ns}$, FF $t_{cq} = 6 \text{ ns}$
 $t_{su} = 4 \text{ ns}$
 $t_h = 2 \text{ ns}$

gate delays

NAND 0.2 ns
 Invert 0.15 ns
 XOR 0.3 ns
 MUX 0.4 ns

d)

Node	Arrival time (ns)	Required Time (ns)	Slack (ns)
a	6		
b	6	17.3	11.3
c	6	17.1	11.1
d	6.65	16.95	10.95
e	7.05	17.6	10.95
f	7.05	18	10.95
g	8	16	8
h	8	15.45	7.45
	8.55	15	7.45

There is no problems as all slacks are +ve.

b) Maximum speed of operation

$$T_{max} = t_{cq} + t_{comb} + t_{su} - t_{cs} = 6 + (0.15 + 0.2 + 0.3 + 0.4) + 4 - 2 = 9.05 \text{ ns}$$

$$\text{Or } f = \frac{1000}{9.05} \text{ MHz}$$

c) If the clock skew is -7 ns

Then the signal at e will arrive at 7.05 ns the Required time now changes to
 $T - t_{su} - t_{skew} = 20 - 4 + (-7) = 9 \text{ ns}$

There will be no problem as data will arrive at 7.05 ns and there will be a
 slack of $9 - 7.05 = 1.95 \text{ ns}$


Q6

a) There are 8 paths in this circuit

- i) $Q_1 X M Q_4$, ii) $Q_2 N X M Q_4$, - iii) $Q_4 M I_2 Q_1$, iv) $Q_5 Q_3$ and finally
v) $Q_3 I_1 N X M Q_4$ This path clearly is the critical path.

delay of this path in ns:

i) FF	$1 * 0.2 + 1 * 0.15$	0.35
ii) INV	$2 * 0.1 + 0.08(2.5+1.5) + 0.15$	0.67
iii) NAND	$1 * 0.12 + 2 * 0.1 + 0.2$	0.52
iv) XOR	$2 * 0.13 + 0.12(1.5+2) + 0.3$	0.98
v) MUX	$1 * 0.15 + 2 * 0.14 + 0.4$	0.83
		3.35 ns



Total delay $0.7 + 3.35 = 4.05$

$$\text{Frequency of operation} = \frac{1}{4.05 + 0.5} = \frac{1000}{4.55} \text{ MHz}$$

b)

$$W = \frac{T_J - T_a}{\theta} \quad \dots T_J = 40 * 1.5 + 70 = 130^\circ\text{C} \quad T = 403^\circ\text{K}$$

$$K_T = \frac{T_J}{T_a} = \left(\frac{403}{70 + 273} \right)^{1.5} \quad K_T = 1.27$$

$$K_P = (1 + 0.01 * 30) = 1.3$$

$$K_V = \frac{1}{(1 - 0.01 * 10)} = 1.11$$

$$K = K_T K_P K_V = 1.27 * 1.3 * 1.11 = 1.83$$

$$\text{Total delay} = 4.55 * 1.83 = 8.32 \text{ ns}$$

$$\text{Maximum speed} = \frac{1}{8.32} \approx 120.2 \text{ MHz}$$