



Question 1

a) $F(A, B, C) = \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC + \bar{A}\bar{B}C = \sum m(1, 2, 4, 7)$



b)



$$16 * 3 + 8 = 56 \text{ bits storage}$$


$$3 * 2^4 + 1 * 2^3 \text{ muxes}$$

(4)+(3) Mux Delay

$$Z = 0.25XY + 1 = \frac{1}{4}XY + 1$$

First Evaluate XY then shift right by 2 places to divide by 4. Now Add the '1' to the left of the binary Point.


Alternatively you may multiply XY by 0.01 binary and then add the 1 before the binary Point.



Area 9 Full Adders + 16 AND gate

Delay 2 Full Adder + 5 Half Adder delay + AND gate delay

Question 3




Present State	Next state	
	$x=0$	$x=1$
y_2, y_1, y_0	y_2^+, y_1^+, y_0^+	y_2^+, y_1^+, y_0^+
0 0 0	0 0 0	0 0 0
0 0 1	0 0 0	1 0 0
0 1 0	0 0 1	1 0 1
0 1 1	0 0 1	1 0 0
1 0 0	0 1 0	1 1 0
1 0 1	0 1 0	1 1 1
1 1 0	0 1 1	1 1 1
1 1 1	0 1 1	1 1 1

From the Transition Table

$$y_2^+ = x = D_2$$

$$y_1^+ = y_2 = D_1$$

$$y_0^+ = y_1 = D_0$$


Question 4

- a) There are 3 paths:
- Path 1 $U_4 \rightarrow U_3 \rightarrow U_5$
 - Path 2 $U_5 \rightarrow U_2 \rightarrow U_4$
 - Path 3 $U_5 \rightarrow U_4$

b) Evaluating the paths, path 3 can be neglected

$$\gamma = \gamma_{CQ} + \gamma_{CL} + \gamma_{SU}$$

For path 1 $\gamma_1 = 1.5 + 0.15(2) + 0.2 \times 2 + 0.2 + 0.05(2+1) + 0.14 \times 2 + 1 = 3.83 \text{ ns}$

Path 2 $\gamma_2 = 1.5 + 0.15(1.5+2) + 0.2 \times 2 + 0.4 + 0.12 \times 2 + 0.18 + 1 = 4.24 \text{ ns}$

So path 2 is the critical path $\gamma_{max} = 4.245$

$$f_{max} = 236 \text{ MHz}$$

c) For K input of FF-U5 the path is path 1 $U_4 \rightarrow U_3 \rightarrow U_5$

Set up time slack = $T_{required} - T_{arrival}$

$$T_{required} = T_{max} - T_{su} = 4.245 - 1 = 3.245 \text{ ns}$$

$$T_{arrival} = \gamma_{CQ} + \gamma_{CL} = 1.5 + 0.15 \times 2 + 0.2 \times 2 + 0.2 + 0.05(2+1) + 0.14 \times 2 \\ = 2.83 \text{ ns}$$

$$T_{set\ up\ slack} = 3.245 - 2.83 = 0.415 \text{ ns}$$

hold time slack = $\gamma_{arrival} - \gamma_{hold}$ or $= 0.615$ [if fan-out output neglected]

$$= 2.83 - 0.5 = 2.33$$

No Violation

or $= 2.13$

[if fan-out of output is neglected]

Q5

- a) Two paths $D_4 - U_3 - D_5$
 $D_5 - U_2 - D_4$

$$\begin{aligned} \text{Path 1. } & 2 + 0.45 * 3 + 0.4 + 0.35 * 4 = 5.15 \text{ ns} \\ \text{Path 2. } & 2 + 0.45 * 1 + 0.2 + 0.15 * 4 = 3.25 \text{ ns} \end{aligned}$$

$$\begin{aligned} \text{Arrival at Point F} &= \text{Delay of } D_4 = t_{CQ} + t_{CL} + t_{Fanout} = 3.35 \\ \text{Required time at } N &= 20 \text{ ns} - t_{SU} - \text{Delay of } U_3 \\ &= 20 - 1 \text{ ns} - 1.8 \text{ ns} = 17.20 \text{ ns} \end{aligned}$$

$$\text{Slack time at F} = 17.20 - 3.35 = 13.85 \text{ ns}$$

- b) Path 1 is the critical path $D_4 - U_3 - D_5$

$$T_{max} = T_{CL} + T_{CL} + T_{CQ} = 5.15 + 1 = 6.15 \text{ ns}$$

$$\text{Temp effect, } k_T = \left(\frac{T_J - 25^\circ C}{30^\circ C/W} \right)^m = \left(\frac{273 + 70}{273 + 25} \right) = \left(\frac{343}{298} \right)^{1.5} = 1.235$$

$$\text{Voltage effect } k_V = \frac{1}{1 - 0.05} = 1.0526$$

$$K = k_T * k_V = 1.235 * 1.0526 \approx 1.3$$

$$\text{Overall Delay} = K \times T_{max} = 1.3 * 6.15 \approx 8 \text{ ns}$$

$$\text{Worst case frequency, } f = \frac{1}{8 \text{ ns}} = 125 \text{ MHz}$$

Question 6 P1

Assume the following decoding

A	y
0	0
0	1
1	0
1	1

$$z = y$$

$$y > z$$

$$z > y$$

Then

	$A_{i+1}B_i$	z_i, y_i	A_i	B_i
0	00	00	0	0
1	00	01	0	1
2	00	10	-	0
3	00	11	0	0
4	01	00	0	0
5	01	01	0	1
6	01	10	-	0
7	01	11	0	1
8	10	00	0	0
9	10	01	1	0
10	10	10	1	0
11	10	11	1	0
12	11	00	-	0
13	11	01	-	0
14	11	10	X	-
15	11	11	X	-

A_{i+1}	B_i	z_i	y_i	A_i	B_i
x	y	00	0	0	0
00	0	0	0	0	0
00	0	0	1	0	1
01	0	1	0	1	0
11	D	X	1	1	0
10	1	X	1	0	1

A_{i+1}	B_i	z_i	y_i	A_i	B_i
x	y	00	0	0	0
00	0	0	0	0	0
00	0	0	1	0	1
01	0	1	0	1	0
11	3	X	1	1	0
10	2	X	1	0	1

$$A_i := A_{i+1} + \bar{B}_{i+1} + \bar{A}_i + \bar{x}y$$

Now that we have the Boolean expression for A_i & B_i we can proceed and the VHDL code for the bit Comparator and the easiest would be a behavioral description.

```
library IEEE;
use IEEE.STD_LOGIC_1164.all; -- other use statements of STD library if needed
entity component_1 is
    port(Ain, Bin, z, y: in std_logic; Ao, Bo: out std_logic);
begin
    architecture behavioral of component_1 is
        begin process (Ain, Bin, z, y)
            begin
                if (Ain='1' and Bin='0') then Ao<='1'; Bo<='0';
                elsif (Ain='0' and Bin='1') then Ao<='0'; Bo<='1';
                elsif (z='1' and y='1') then Ao<='1'; Bo<='1';
                else Ao<=z; Bo<=y;
            end if;
        end process;
    end behavioral;
```

Question 6 - Continued p2

-- library statements here ..

entity Component_8 is

Port (Ain, Bin : in std-logic;
x, y : in std-logic-vector(7 downto 0);
end component_8;

architecture structural of component_8 is

Component_1

Port (Ain, Bin, x, y : in std-logic; A0, B0 : out std-logic);
end component_1;

signal sa, sb : std-logic-vector(7 downto 0);

begin

for comp7 : Comparator_1 use entity work comparator_1 (behavioral);
comp7 : Comparator_1 portmap (Ain, Bin, x(7), y(7), sa(7), sb(7));

for comp6-1 : Comparator_1 use entity work comparator_1 (behavioral);
stages: for i in 6 downto 1 generate

comp6-1 : Comparator_1 portmap (sa(i+1), sb(i+1), xi, yi, sa(i), sb(i));
end generate;

comp0 : Comparator_1 portmap (sa(1), sb(1), xi, yi, A0, B0);
end structural;