

Analysis of SDI/DCLK Issue for RH1020 and RT1020

Background

The SDI and DCLK pins (pin numbers 61 and 62, respectively) do not function properly when configured as outputs on all Actel RT1020 devices and older RH1020 devices. This problem does not exist on RH1020 devices manufactured in mid-1999 or later and designated as "pass 8" silicon. In normal mode, the user must program the security fuse ("program fuse") in order to configure SDI and DCLK pins as outputs. However, as a result of the issue described in this report, the SDI/DCLK output configuration is not supported in the affected devices. This technical brief discusses the cause of this phenomenon, and its impact on reliability.

Functional Description

When SDI and DCLK are configured as outputs, the "program fuse" must be blown, as discussed in the *RadHard/RadTolerant Programming Guide* in table 1-2 on page 22, located on Actel's web site. When the "program fuse" is programmed, node 1 (as shown in Figure 1) becomes a logic "0." Node "SFUSBLO," which is the output-enable for SDI and DCLK pins should become a logical "1" (5 volts). In the design, there exists a latch that consists of inverters 2 and 3. The latch's function is to pull and keep node "SFUSBLO" at V_{CC} (logical "1").

Failure Description

SDI and DCLK become tristated when configured as outputs and the supply voltage is below 5.0 volts. However, if the voltage is increased to 6.0 volts and then decreased to 3.5 volts, the two outputs function properly.

Analysis

An experiment was performed to determine the state of the special I/Os: SDI and DCLK. A simple design was generated to use the SDI and DCLK pins as outputs ("program fuse" was blown). In addition, a 10K Ohm resistor was placed in series with the output pins (SDI/DCLK) to limit current flow. The output of SDI and DCLK could be pulled up in the experiment (resistor connected to V_{CC}), a characteristic of a tristated output.

Failure Mechanism

Figure 1 shows a simplified schematic diagram of the silicon signature portion of the circuit. Note: SFUSBLO is the point of interest since it must be a logic "1" to enable the output buffers of SDI and DCLK. This condition occurs when the "program fuse is blown."

Initially, the anomalous behavior was attributed to the high fuse resistance (due to the non-ideal programming path). However, an experiment proved this assumption inaccurate. Node 1 was shorted to GND, thus bypassing the fuse, using Focus Ion Beam (FIB) technology. With node 1 at logic "0," the output of SDI and DCLK remained tristated. This was further supported by SPICE simulation. (See "Appendix A" on page 4)



Figure 1 • Simplified Silicon Signature Circuit



Initially, when the "program fuse" is not blown, (unblown program fuse symbolized as a capacitor in Figure 1 on page 1, from node 1 to ground) node 1 is a logic "1." Nodes SFUSBLO and 2 (because the pass device is turned on) will be at logic "0" (0 volts).

For the purpose of this discussion, assume that nodes SFUSBLO and 2 are the same, since the pass device is on. When the "program fuse" is blown, node 1 has a path to ground, by way of a ruptured program fuse, and becomes a logic "0." Node SFUSBLO will begin making a transition from L->H (logic "0" to "1"). Simultaneously, since node 3 is initially "1," the NLV (NMOS, low voltage device in inverter 3) device is fully turned on, thereby causing the output of inverter 3 (SFUSBLO) to be "0." Since the output of inverter 3 is a logical "0" (0 volts) and the output of inverter 1 is a logical "1" (5 volts) (due to the programmed antifuse), we now have a state of contention. Bench microprobing of the SFUSBLO signal at Actel indicates that node SFUSBLO is at ~2.0V when the SDI/DCLK pins are not functioning as outputs. Please refer to Figure 2 for a simplified drawing of this effect. The p-channel of inverter 1 is constructed with a thick oxide of 350 angstroms.

This is a high voltage p-channel (PHV) device. The n-channel device in inverter 3 is a standard low voltage (oxide thickness of 190 angstroms) n-channel device, referred to as NLV. The final state is determined by the strongest device (NLV in this circuit, since PHV is especially weak in the RH process), which will cause SFUSBLO to stay at logic "0." Hence, it is crucial that the ratio of the ldsat(NLV)/ldsat(PHV) is correct. From previous simulations, the optimum ldsat(NLV)/ldsat(PHV) was found to be 4.7 for a commercial 1020 device. However, due to the difference in processes between commercial and RadHard devices, the ldsat(NLV)/ldsat(PHV) ratio is 7.9 (for the RH process).

Effects On Reliability

Figure 3 shows the resultant circuit when the aforementioned phenomenon occurs. The current passes through a high-voltage PMOS pull-up, an NMOS pass transistor, and a NMOS pull down to ground. Although the potential increase in current is likely, it is not significant enough to be measured on the bench. SPICE simulations (refer to "Appendix B" on page 5) show that the worst case increase in ldd is 240μ A (at +25°C) and 350μ A (-55°C). However, analyses performed by Actel (including radiation effects) indicate that this current is too low to cause any reliability issue, such as dielectric rupture, hot carrier degradation, or electromigration. Explanations are as follows:



Figure 2 • State of nodes 1, 2, and 3 when "program fuse" is programmed



Figure 3 • Schematic Diagram of the Effects of Both NLV and PHV on

Hot Carrier (Figure 4)





It is well known that as NMOS channel lengths are reduced, the electric field at the drain of a transistor in saturation increases (for a fixed drain voltage). The electric field can become so high that electrons acquire enough kinetic energy to become what is termed "hot." These hot electrons can penetrate the gate oxide layer and produce a gate current. The trapping of charges injected into the oxide can, eventually, lead to degradation of the MOS device parameters such as threshold, subthreshold current, and transconductance, which in turn could lead to failures in circuits. For p-channel devices, since the mobility of holes is much less than that of the electrons in the n-channel device, there is no risk of hot holes. Thus the hot electron effect is limited to the n-channel devices and is a strong function of both the Vds voltage and the channel length of the device.

In the case of the circuit shown above, both n-channel devices are larger than minimum channel length (by 2.2μ m) and exhibit a lower Vds voltage than the worst case characterized at 5.5V. For transistor (1), the effective Vds is equivalent to the threshold drop of the transistor. For transistor (2), the effective Vds, when the circuit is non-functional, is equivalent to V1-Vtn, where V1 was measured to be ~2.0V. In summary, there is no hot carrier issue with this circuitry.

Electromigration

Electromigration refers to the displacement of atoms within the conducting material (metals). This displacement is due to the transfer of momentum from the mobile carriers to the atomic lattices and vice versa. When a high current passes through thin metal conductors in integrated circuits, metal ions in some regions will pile up and voids will form in other regions. Thus, discontinuity in metal conductors can occur.

In the case of the circuit shown above, the maximum current through simulation was found to be $240\mu A$ at $+25^{\circ}C$ and $350\mu A$ at $-55^{\circ}C$. Based on the layout dimensions, the maximum current density, J (mA/ μ m), through this circuit is:

 $J = Idd \text{ (worst case)} / W_{min}$; where $W_{min} = 2.7 \mu m$

was calculated to be 0.09mA/µm (+25°C) and 0.13mA/µm (-55°C), where the process was designed for a minimum current density of 1.0mA/µm. For room temp, there is 10X margin to electromigration. It is known that electromigration is a function of temperature as illustrated in the following equation:

MTF ~ $l/J2 \rightarrow 1/J^2$

thus there is additional margin at -55° C due to the temperature effects. At hot temp, the Idd current is significantly reduced as both the n-channel and the p-channel devices become weaker.

Conclusion

The security feature of blowing the program fuse is functional for all RT1020 and RH1020 devices. There is no impact on the performance or reliability of these devices by programming the security fuse (program fuse). The feature of the SDI/DCLK pins functioning as outputs is not supported in the RT1020 or early ("pass 7") RH1020 devices.

Corrective Action

Actel has implemented a fix for RH1020 devices to allow designers to use the SDI/DLK pins as outputs designated as "pass 8" material. No silicon fix is planned for RT1020 devices. We have also reviewed the circuitry to ensure that no other similar failures exist due to the weakness of the PHV devices.



Appendix A



Appendix B

**** voltage souscies subokt element 0:voc volta 5:000 current -35:977: power 1.7946m	nodel cepecitance teble node omp node = cep node = cep +0:in - 24.4487£ 0:vcc = 72.7081ź 0:vL = 29.05521	maximum upónl capacitance∸ 7.2715.14 on mode 0:vcc	***** ***** operating point status is all simulation time is 0. node -voltage node -voltage node =voltage •O:in = 1.5942 O:vrc = 5.0000 G:vl = 1.4045	 : Lept: L-n L-p :-cd L-Lax L-land Sv ***** operating point information tnom= 25,000 temp= -55.000	0.ml 797.35 Y97.36 '2.2e-17 2.3e-17 1.12 104.39u 0.m2 2.07 4.27 2.4.4e-22 822.23m 7.74m 0.m3 4.07 4.37 4.4e-22 4.4e-22 752.69m 92.46u ****** Stax-HUPLCX 97.1 (970317) 13:49:58 98/08/06 Bolaris	<pre>*** mosfet element parameters nume rd eff rs eff cdual csial vto bets</pre>	is= 1.0e-28 amp pb= 931.49m volt cjo= 0. farad jsw= 0. amp pb=931.49m volt cjp= 0. farad bv- 0. volt tt C. 3505 m= 500.00m et= 1.11 ev rs= C. ofons	jsw= 2.27p amp php= 943.44m volt cjp= 172.12p farad bv- 20.00 volt ct 0. seca m 500.00m eg= 1.11 ev xa= 0. otms ^** name: 0;jdsnl ccmp= -55.0000
analysis time # points tor, iter conv.iter op pount. 0.03] 14 rrosdin 0.62] 14 errokk 0.12 setup 0.01 output 0.00 tublat cpu time 0.78 seconds tublat cpu time 13:49:58 99/08/06 job ended at 13:50:01 99/08/06	<pre>r test: trn trp t cd t tox t load 5v 10b statistics summary txxxn= 25.000 temp= -55.000 total memory used</pre>	***** Job concluded ***** Slar-WSPICE 97.1 [970317] 13:49:58 98/08/06 solar1s	22.74392 21.21185 21.21185 21.21185 21.21285 21.23.97395 21.23.97395 2.74395 7.59422 6.84475 2.84575 2.85755 2.857555 2.85755 2.85755 2.85755 2.857555 2.857555 2.857555 2.8575555 2.85755555 2.8575555 2.857555555555555 2.85755555555555555555555555555555555555	68.5738.255.7624. Ef 956.9586m 282.3081m 2 167.42080.113.3366u 1.91330.1.6798m 1 45.39530.12.8234u	3.4058 189.7087m 3.4058 -1.4045 -1.1886 1.0446 7 ac -2.7661 1.5255	alement 0:ml 0:m2 0:m3 model 0:phv:2 0:mmosl 0:m3 14 358:9272u 358:9272u 358:9272u 15 7.22te-17 6.1468-22 6.3958-25 15d 6.6258-19 6.9712-22 6.1368-22 vqs -1.5542 3.5555 5.0000	**** mogiets	total voltage source power dissipation= 1.7946m watts

lmfs0,8um



test.out

<pre>voltage sources subcit subcit subcit siment 0.vor volta s.000 current -162.6088 power 813.0340u</pre>	Maximum modal capacitance= 7,5668-14 on mode 0:vec nodal capacitance table node = cap node : cap node = cap +0:ic = 23.9705F 0:vec - 75.6576E 0:vl = 28.6763t	1.11 ev	jww= 3.51u amp pip- 674.92m volc cip= 174.18p Eureni by= 26.00 volt tt= 0. secs m= 500.00m eds 1.11 ev rz= 0. ulus: *** nome: 0:1deal temp 125.000 is= 5.5ei19 amp pip= 634.86m volt cipo 0. farad js= 0. amp pip= 634.86m volt cipo 0. farad by= 0. amp pip= 634.86m volt cipo 0. farad by= 0. amp pip= 634.86m volt cipo 0. farad
analysis Line f gwints Ldt. iter corv.iter pp point 0.02 I 14 readin 0.19 errith 0.11 secup 0.11 output 0.11 ctyl cpu time tob storted at 15:10:25 93/08/14 job scded at 15:10:37 93/08/14	<pre>***** Job concluded ***** Job concluded ****** Star-HSPICE 37.1 (9703L7) 15:10:36 98/08/14 aolaris ****** Job statistics summary trom 25.000 temp: 125.000 ****** job statistics summary trom 25.000 temp: 125.000 ****** Lulal summary usod 450 Kbytes * nodes = 10 * elements= 4 * dodes= 10 * elements= 4 * dodes= 10 * blements= 1</pre>	eubcki elamatt (1:m1 0:m2 0:m3 model (1:pbv.2 0:m0s.1 0:nnos.2 id 142.400551 1.82.60451 163.60045 ibd 12.698350 -2.32268 -2.04416 vds 1.18.031 3.4127 5.0000 vds 1.18.031 3.4127 5.0000 vds 1.19.07 -1.5873 0. vds 1.19.07 1.021 753.95 vds 1.19.07 1.021 752.73395 vds 2.14.6567 1.7765 3.6266 gm 83.01021 55.217250 11.00780 gm 83.01021 55.21750 266.63956 gm 83.01021 55.2751 4.028710 gdd 2.14.57956 5.42937m 266.63956 cstot 19.5398f 11.4.214f 20.3406f cstot 10.5354 14.4214f 20.3406f cstot 10.5354 14.5454 19.446f cstot 10.5354 14.5454 19.4456f cs	total veltage suurce power dissipation= 813.0340⊔ watts **** mesints

	nt
rt	0.52 0.10 0.00 1.00 1.00 1.00 1.00 1.00 1.0
total voltage source power dissipation= 1.2177m watts	the following time statistics are already included in the analysis time load 0.00
**** Mosfets	solver 0.00 solver 0.00 # external nodes = 4 # internal nodes = 6 # branch currents= 1 total matrix size= 11
subckt element 0:m1 0:m2 0:m3	d non pivoting solution tim g: decompose (
0:phv.2 0:runos.1 243.5362u 243.5362u	$39) = \frac{1}{10} \frac{1}$
; 540.3528£ -15,4004£ - 34.3366£ -17,4944£	en(s) ilter compl
	Fri Aug 14 15:38:06 PDT 1998
3.2501 -1.5395	Fri Aug 14 15:38:06 PDF 1998
ven –1.3370 1.0077 732.8484m vdsat –2.8063 1.6143 3.5863 heta 47.7116m f.4.3.6186m 47.9256m	
aff 955.9372m 278.4061m 2 117.9765u 83.3528u	
s 698.1676n 1.0464m 1 3 31.3449u 8.7740u	
ot 18.8145f 13.4336f 1 ot 11.0620f 14.4226f 2	
10.9320f 14.0931f 20.4317f 8.6719f	
2.5500£ 7.2140£ 7.6283£ 6.8084£	
***** job concluded ****** Star-HSEICE 97.1 (970317) 15:38:05 98/08/14 solaris	
****** : test: t-n t-p t-cd t-tox t-load Sv	
***** job statistics summary thom= 25.000 temp= 25.000	

total memory used 450 kbytes	
≰ nodes = 10 # elements= 4 # diodes= 0 # bjts = 0 # jfets ⇒ 0 # mosfets = 3	
analysis time # points tot. iter conv.iter	

Actel and the Actel logo are registered trademarks of Actel Corporation. All other trademarks are the property of their owners.



http://www.actel.com

Actel Europe Ltd.

Maxfli Court, Riverside Way Camberley, Surrey GU15 3YL United Kingdom Tel: +44 (0)1276 401450 Fax: +44 (0)1276 401590 Actel Corporation 955 East Arques Avenue Sunnyvale, California 94086 USA Tel: (408) 739-1010 Fax: (408) 739-1540 Actel Asia-Pacific EXOS Ebisu Bldg. 4F 1-24-14 Ebisu Shibuya-ku Tokyo 150 Japan Tel: +81-(0)3-3445-7671

Fax: +81-(0)3-3445-7668