

# Efficient System-Level DSP Design Flow with WiMAX DUC and DDC Case Study

# Agenda

- FPGA in digital signal processing (DSP) applications overview
- System-level design tools for Altera® FPGAs
  - Overview
  - Introduction to DSP Builder
  - DSP Builder design flow walkthrough
- Case study: WiMAX digital upconverter (DUC) and digital downconverter (DDC) design



# FPGA in DSP Applications



**Automotive**



**Communications**




**Consumer**



**Industrial**



**Test and  
Measurement**



**Military**




**Broadcast**





**Medical**

# DSP Design Flow in FPGA




# Altera System-Level Design Tools




***IP Integration***



***Software Development***



***System Integration***




***DSP Algorithm Development***

# What is DSP Builder?


 DSP Builder

- Interface between Quartus II and MATLAB/Simulink
- Library add-on to Simulink
- Altera blockset
  - Library of fixed-point Simulink functions
  - Uses double precision
- Altera DSP IP
  - OpenCore Plus
- SignalCompiler utility
  - Converts between Simulink and Altera domain
- Hardware debug
  - Hardware in the loop (HIL)/SignalTap<sup>®</sup> logic analyzer









# Traditional System Design Tool Flow





***System Algorithm Design and FPGA Design Separated***



# DSP Builder - Simulink Design Flow



***System Algorithm Design and FPGA Design Integrated***





# DSP Builder Features

- Automatic generation of VHDL design from a MATLAB/Simulink representation
- Automatic generation of VHDL testbench
  - Captures stimulus from Simulink, writes testbench
- HDL import
  - Reads in design: Verilog or VHDL, or Quartus II project
  - Creates Simulink simulation model
- SignalTap embedded logic analyzer
  - Captures internal data and it into MATLAB
- HIL testing
  - Pass vectors to/from board

# DSP Builder Benefits


## ■ For hardware engineer

- Extends RTL analysis and debug capabilities to system-level tool
  - Access to MATLAB data formatting
  - Access to a large library of Simulink models
- Speeds up simulation run time
- Enables IP evaluation at system level

## ■ For system-level engineer

- Allows rapid prototyping with minimal PLD expertise
- Provides easy access to hardware evaluation
- Extends floating-point to fixed-point system analysis


# DSP Builder Design Flow



Matlab/Simulink Domain  
(C+ System Analysis)



VHDL Domain  
(Implementation/Simulation)






# Design Flow Overview

- 1) Create design in Simulink using Altera libraries
- 2) Simulate in Simulink
- 3) Add SignalCompiler to model
- 4) Create HDL code and generate testbench
- 5) Perform RTL simulation
- 6) Synthesize HDL code and place and route
- 7) Program device
- 8) Verify hardware: SignalTap logic analyzer/HIL



# Altera DSP Builder Libraries

- AltLab
- Arithmetic
- Boards
- Complex type
- Gate and control
- I/O and bus
- Rate change
- SOPC Builder links
- State machine functions
- Storage
- MegaCore functions






# Step 1: Create Design in Simulink Using Altera Libraries

- Drag and drop library blocks into Simulink design and parameterize each block









# Parameterization of IP MegaCore Functions



# Step 2: Simulate in Simulink



# Step 3: Add SignalCompiler to Model to Generate HDL Code



- Stratix and Stratix II
- Stratix GX
- Cyclone & Cyclone II
- ACEX® 1K
- Mercury™
- FLEX® 10K and FLEX 6000
- Development Boards
- APEX™ 20K/E/C
- APEX II

- LeonardoSpectrum™
- Synplify
- Precision
- Quartus II


- Speed
- Area
- Balanced
- Fast fit – no timing optimization
- Use current Quartus II project

Testbench generation

Message window



# Step 4: Create HDL Code and Generate Testbench



FilteringLab.mdl

Enable "Generate Stimuli for VHDL Testbench" Button

FilteringLab.vhd

# HDL Code Generation

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

library dspbuilder;
use dspbuilder.dspbuilderblock.all;

library lpm;
use lpm.lpm_components.all;

Entity FilteringLab is
  Port(
    clock      : in std_logic;
    sclrp      : in std_logic:= '0';
    iSW3s      : in std_logic_vector(7 downto 0);
    clk_out1   : out std_logic;
    oLED1s     : out std_logic;
    ofir_datains : out std_logic_vector(11 downto 0);
    ofir_results : out std_logic_vector(17 downto 0);
  );
end FilteringLab;

architecture adspBuilder of FilteringLab is

  signal SAfir_dataain0 : std_logic_vector(11 downto 0);
  signal sclr          : std_logic:= '0';

  --Using PLL to drive pin Y3 (DAC clock source)
  component dspboard1S25_pll PORT(
    inclk0      : IN STD_LOGIC ;
    c0          : OUT STD_LOGIC);
  end component ;

  signal board_clk_out_int : std_logic;

  signal A0W      : std_logic_vector(7 downto 0);
  signal A1W      : std_logic;
  signal A2W      : std_logic;
  signal A3W      : std_logic_vector(12 downto 0);
  signal A4W      : std_logic;
  signal A5W      : std_logic_vector(13 downto 0);
  signal A6W      : std_logic_vector(17 downto 0);
  signal A7W      : std_logic_vector(12 downto 0);
  signal A8W      : std_logic_vector(12 downto 0);
  signal A9W      : std_logic_vector(13 downto 0);
  signal A10W     : std_logic_vector(17 downto 0);
  signal A11W     : std_logic_vector(12 downto 0);
  signal A12W     : std_logic_vector(12 downto 0);
  signal A13W     : std_logic;
  signal A14W     : std_logic;
  signal A15W     : std_logic;
  signal A16W     : std_logic;
  signal A17W     : std_logic;
  signal ExtExtract4 : std_logic_vector(7 downto 0);

```

```

-- SubSystem Hierarchy - Simulink Block "LowPass_Serial_Filter"
component LowPass_Serial_Filter
  port(
    clock      : in std_logic ;
    sclr       : in std_logic ;
    iInputDatas : in std_logic_vector(11 downto 0) ;
    iStarts    : in std_logic ;
    oFirResults : out std_logic_vector(17 downto 0) ;
  );
end component ;

-- SubSystem Hierarchy - Simulink Block "SineWave_Generator"
component SineWave_Generator
  port(
    clock      : in std_logic ;
    sclr       : in std_logic ;
    iStarts    : in std_logic ;
    osin_833_33kHzs : out std_logic_vector(12 downto 0) ;
    osin_83_33kHzs  : out std_logic_vector(12 downto 0) ;
  );
end component ;

Begin

  assert (1<0) report altversion severity Note;

  -- Output - I/O assignment from Simulink Block "LED1"
  oLED1s <= A14W;
  ofir_datains <= SAfir_dataain0;

  -- Output - I/O assignment from Simulink Block "fir_result"
  ofir_results <= A10W;
  sclr <= sclrp;

  -- Input - I/O assignment from Simulink Block "iSW3s"
  A0W <= iSW3s;

  -- Bit Extraction - Simulink Block "ExtractBit"
  ExtExtract4 <= A0W;
  A1W <= ExtExtract4(0);
  sclr_u5 <= A16W or sclr;
  sclr_u6 <= A17W or sclr;

  -- Simulink Block "VCC"
  A15W <= '1';



  -- Simulink Block "GND"
  A16W <= '0';

  -- Simulink Block "GND1"

```


# DSP Builder Report File

- Lists all converted blocks
  - Port widths
  - Sampling frequencies
  - Warnings and messages







# Step 5: Perform RTL Simulation (ModelSim)



# Perform Verification




ModelSim  
vs.  
Simulink



# Step 6: Synthesize HDL and Place and Route


- Leonardo Spectrum
- Synplify
- Quartus II



•Synthesis

•Quartus II Fitter

# Step 7: Program Device




**Download Design  
to DSP  
Development Kits**






# Stratix II DSP Development Board



**Available with EP2S60 or EP2S180 Device**

# Cyclone II DSP Development Board




**Now Available with EP2C70 Device**




# Step 8: SignalTap II Logic Analyzer

- Embedded logic analyzer (ELA)
  - Downloads into device with design
  - Captures state of internal nodes
  - Uses JTAG for communication




# SignalTap II Logic Analyzer





# Hardware in Loop (HIL)






## HIL Edge Detection Design




# Design Flow Review

- 1) Create design in Simulink using Altera libraries
- 2) Simulate in Simulink
- 3) Add SignalCompiler to model
- 4) Create HDL code and generate testbench
- 5) Perform RTL simulation
- 6) Synthesize HDL code and place and route
- 7) Program device
- 8) Verify hardware: SignalTap logic analyzer HIL

# Altera DSP Development Kits



30-Day Evaluation Version




System Reference Designs



# WiMAX DUC and DDC Design Case Study



# Base Station Architecture Overview




■ PLD Applications

# Reference Design Overview

## ■ DUC/DDC


- Provides the link between digital baseband and analog RF front end of generic transceiver
- High throughput signal processing required makes FPGA ideal platform



# WiMAX DUC and DDC Designs

- Compliant to the draft WiMAX standard (IEEE 802.16)
- Multi-channel filter design for low cost
- Support for multiple transmit and receive antenna configurations
- Easily modifiable to support scalable channel bandwidths
- Uses DSP Builder methodology
- Backed up by DSP Builder-ready, highly parameterizable IP MegaCore functions

# DUC and DDC High-Level Block Diagrams






■ DUC and DDC:  
Wireless, Military, Medical, Broadcast

■ Crest-Factor Reduction (CFR) and  
Digital Predistortion (DPD): Wireless




# DSP Builder Implementation: IP MegaCore Library



***IP Can Be Added to the Library Separately***

# DSP Builder Implementation: Digital Intermediate Frequency (IF) Library



## ■ Adapters


- Provide input/output interface to finite impulse response (FIR) filter

## ■ Multichannel

- Frame format converter
- Decimation
- Interpolation
- Multiplexer
- Demultiplexer

## ■ Rounding

# DUC With 2 Antennas Design Architecture



***Timeshare DUC Hardware Between Antennas***




# DSP Builder Implementation: DUC Example Design With 2 Antennas

**Multiplexer**

**Multiplexer**

## WiMAX DUC IQ Time Multiplexed

This Simulink model contains a fixed point digital up converter for WiMAX. This design has been optimized to exploit the high performance of Altera devices and so the I/Q streams are processed using a single filter chain. The system has been designed to be compliant to the WiMAX specification for a 10 MHz (1K FFT mode) channel.



**Use FIR Compiler IP**




**Use Numerically Controlled Oscillator (NCO) Compiler IP**



egacore simulation files type  
AB command line:  
h\_megacore




ALUTs:	2113
18x18 Mults:	30
M512:	21
M4K:	23
MRAM:	0
Fmax:	280.50 MHz
Resources	



## Cascaded Filter Output

## After Upconversion



# Convert to VHDL: SignalCompiler

egacore simulation files type  
AB command line:  
h\_megacore

SignalCompiler

Project Setting Options

example\_design\_data\_path.mdl

Device: Cyclone II

Synthesis tool: Quartus II

Optimization: Speed

SignalTap II Testbench SOPC Info

Generate SOPC Builder PTF File ☒

Hardware Compilation

Single step compilation

1 - Convert MDL to VHDL

2 - Synthesis

3 - Quartus II Fitter


Execute steps 1, 2 and 3

4 - Program Device


Messages

OK Project Info Report File Cancel

# DDC With 4 Antennas Design Architecture



# DSP Builder Implementation: DDC Example Design With 4 Antennas






# 2xRx DDC Architecture

Remove Redundant Filter Chains

Change Input/Output Frame Formats



Modify Number of Channels

Change Frame Formats

# DUC and DDC Synthesis Results

ALUTs	M512	M4K	MRAM	Multipliers 18x18	f <sub>max</sub> MHz
DUC Time Multiplexed IQ Design					
2,113	21	23	0	30	281
DUC 2 Antenna Design					
4,229	21	56	0	55	193
DDC Time Multiplexed IQ Design					
2,488	19	22	0	25	293
DDC 4 Antenna Design					
10,753	67	69	0	74	201

***Highly Optimized and Cost Efficient Designs!***  
***More Information at [www.altera.com](http://www.altera.com)***

# Summary

- DSP Builder tool improves productivity
  - System-level DSP design and FPGA design integrated into one platform: Simulink
- WiMAX DUC and DDC application example
  - DSP Builder-based IQ time multiplexed and multi-antenna designs
    - Use FIR compiler and NCO compiler IP
  - Design methodology significantly reduces the development time for different standards
  - Highly optimized and cost-efficient designs

```
nbit_adder: adderx
    GENERIC MAP (x => n)
    PORT MAP (AddSubR_n, G, H, M, carry_in);
multiplexer: mux2to1
    GENERIC MAP (x => n)
    PORT MAP (A, B, Z, S, carry_in);
AddSubR_n <= (OTHERS => AddSubR_1)
M <= Z XOR AddSubR_n
carry_out XOR G(n-1) XOR H(n-1) XOR M(n-1);
```

# ***Thank You***

## ***Q & A***