NIKTECH INC

Getting started Guide

NIKTECH INC

Getting Started Guide

© NikTech Inc 190 Shooting Star Isle Foster City, CA - 94404

Table of Contents

TABLE OF CONTENTS	2
INTRODUCTION	2
DISTRIBUTION DIRECTORY STRUCTURE	2
HARDWARE GETTING STARTED	2
Generic SoC Spartan-3E Starter Kit Spartan-3 Starter Kit Memec Spartan-IIE LC Kit + P160 Communication module Stratix1 S10 Development Kit	3 5 7
SOFTWARE GETTING STARTED	11
Banner Timer	12
TROUBLE SHOOTING	13

Introduction

This guide is divided into two parts a) Hardware getting started, describes the predefined SoCs available with the distribution b) the Software getting started guide, describes the software examples provided with the distribution.

Distribution Directory structure

Hardware Getting started.

A typical MANIK SoC consists of the CPU and one or more *peripheral*. The MANIK CPU has *one* WISHBONE Master port, and each peripheral has *one* WISHBONE slave port. The peripherals are connected to the CPU via a SHARED Bus. Each peripheral (Slave port) is assigned an unique base address, it is recommended that I/O peripherals such as UART, EASYMac etc be assigned base addresses with the highest order bit set (0x80000000, 0x80000100 etc), this will ensure that they are placed in the **un-cached** memory region. The MANIK SoC uses a Registered feedback WISHBONE Cycle , *Classic cycle* option as described in Chapter 4 of the WISHBONE specification manual.



The figure above shows a small Manik SoC. The distribution contains *four* Prebuilt SoC.

Generic SoC

Generic, located in \$(MANIK_BASE)/vhdl/socs/generic, this is a sample SoC, built for simulation and testing purposes.

- a. **manik_soc.vhd** contains the top level wiring of the peripherals & the processor.
- b. **manikconfig.vhd** has the configuration parameters for the CPU & other peripherals.

Peripheral	Base Address
On-Chip RAM	0x00000000 - 0x1FFF
SRAM	0x10000000 - 0x1fffff
UART	0x80000000 - 0x80000001
GPIO	0x80001000 - 0x80001003
EASYMAC	0x80020000 - 0x80002008

Spartan-3E Starter Kit

S3Estarterkit, Located in the directory **\$(MANIK_BASE)/vhdl/socs/s3Estarterkit.** The SoC is for the Spartan-3E starter kit sold by Xilinx.

- A manik_soc.vhd contains the top level wiring of the peripherals & the processor.
- **B manikconfig.vhd** has the configuration parameters for the CPU & other peripherals.
- C s3Estarterkit.ucf contains Pin Assignments & clock net definitions.
- D \$(MANIK_BASE)/c_system_lib/s3EstarterKit/board_linker_script contains the linker script that software programs can use to create executable images for this platform.

• Peripheral	Base Address	Block RAMS
CPU Cache		6 (3-DCache, 3-ICache)
Debug ROM Monitor	0x00000000-0x00001FFF	1
DDR Controller	0x04000000-0x05FFFFFF	
UART	0x8000000-0x80000001	
GPIO	0x80010000-0x80010003	
EASYMAC	0x80020000-0x80020008	2

IMPLEMENTATION RESULTS

The SoC was synthesized, with 4K DCache & 4K ICache. No Hardware Break/Watch points. The implementation scripts for this board are available in the directory **\$(MANIK_BASE)/synth/s3Estarterkit/scripts**. The bash script *do_xst* uses the Xilinx synthesis tool XST, and the script **do_synplify** uses Synplify (PRO).

Results using XST

Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution:	1,830 out of 2,973 out of				
Number of occupied Slices:		1 999	out of	4,656 42	28
Number of Slices containing onl	v related log	,			
Number of Slices containing unr		,	0 out of	,	08
*See NOTES below for an expla	2			,	
manal Manhara Antara Antara	2 1 2 0	- E 0	210	220	
Total Number 4 input LUTs:	3,138 out	OI 9	,312	33%	
-	2,973 OUT	OI 9	,312	33%	
-	,	OI 9	, 312	33%	
Number used as logic:	2,973	01 9	, 312	338	
Number used as logic: Number used as a route-thru:	2,973 57 64	01 9	, 312	338	
Number used as logic: Number used as a route-thru: Number used for Dual Port RAMs:	2,973 57 64	01 9	, 312	33%	
Number used as logic: Number used as a route-thru: Number used for Dual Port RAMs: (Two LUTs used per Dual Port RA	2,973 57 64 M) 44	OI 9 232	,	33%	

Number of ODDR2s used: Number of DDR ALIGNMENT = NONE	22		
Number of Block RAMs:	9 out of	20	45%
NUMBEL OF BIOCK RAMS.	9 OUL OI	20	40%
Number of GCLKs:	6 out of	24	25%
Number of DCMs:	3 out of	4	75%
Number of MULT18X18SIOs:	3 out of	20	15%
Number of RPM macros:	5		

Results using Synplify(PRO)

Logic Utilization: Number of Slice Flip Flops: 1 Number of 4 input LUTs: 2 Logic Distribution:					
Number of occupied Slices:		1,975	out of	4,656 42	28
Number of Slices containing only Number of Slices containing unrel	ated logic:		0 out of	1,975	
*See NOTES below for an explana				-	
Total Number 4 input LUTs:	2,971 out d	of S	9,312	31%	
Number used as logic:	2,850				
Number used as a route-thru:	52				
Number used for Dual Port RAMs:	64				
(Two LUTs used per Dual Port RAM)					
Number used as Shift registers:	5				
Number of bonded IOBs:	73 out of	232	31%		
Number of ODDR2s used:	22				
Number of DDR_ALIGNMENT = NONE	22				
Number of Block RAMs:	9 out of	20	45%		
Number of GCLKs:	6 out of	24	25%		
Number of DCMs:	3 out of	4	75%		
Number of MULT18X18SIOs:	3 out of	20	15%		
Number of RPM macros: 5					

Spartan-3 Starter Kit

s3starterkit, Located in the directory **\$(MANIK_BASE)/vhdl/socs/s3starterkit.** The SoC is for the Spartan-3 starter kit sold by Digilent/Xilinx. The implementation scripts for this board are available in the directory **\$(MANIK_BASE)/synth/s3starterkit/scripts**. The **bash** script *do_xst* uses the Xilinx synthesis tool **XST**, and the script **do_synplify** uses Synplify (PRO).

- manik_soc.vhd contains the top level wiring of the peripherals & the processor.
- manikconfig.vhd has the configuration parameters for the CPU & other peripherals.
- s3starterkit.ucf contains Pin Assignments & clock net definitions.
- \$(MANIK_BASE)/c_system_lib/s3starterKit/board_linker_script contains the linker script that software programs can use to create executable images for this platform.

• Peripheral	Base Address	Block RAMS

CPU Cache		6 (3-DCache, 3-ICache)
Debug ROM Monitor	0x00000000-0x00001FFF	1
SRAM Controller	0x00100000-0x001FFFFF	
UART	0x8000000-0x80000001	
GPIO	0x80010000-0x80010003	

IMPLEMENTATION RESULTS

The SoC was synthesized, with 4K DCache & 4K ICache. No Hardware Break/Watch points

Results using XST

Logic Utilization:			
Number of Slice Flip Flops:	1,239 out of	3,840	32%
Number of 4 input LUTs:	2,178 out of	3,840	56%
Logic Distribution:	•		
Number of occupied Slices:		1,380	out of 1,920 71%
Number of Slices containing onl	y related logic	c: 1,38	30 out of 1,380 100%
Number of Slices containing unr			
*See NOTES below for an expla			
Total Number 4 input LUTs:	2,255 out of	3,840	58%
	2,178		
Number used as a route-thru:	2		
Number used for Dual Port RAMs:	64		
(Two LUTs used per Dual Port RA	M)		
Number used as Shift registers:	11		
Number of bonded IOBs:	70 out of	173	40%
IOB Flip Flops:	73		
Number of Block RAMs:	7 out of	12	58%
Number of MULT18X18s:	3 out of	12	25%
Number of GCLKs:	4 out of	8	
Number of DCMs:	1 out of	4	25%
Number of RPM macros:	5		
Number of RPM macros: Results using Synplify(PRO)	5		
	5		
Results using Synplify(PRO) Logic Utilization:			
Results using Synplify(PRO) Logic Utilization:		3,840	32%
Results using Synplify(PRO)		3,840 3,840	32% 51%
Results using Synplify(PRO) Logic Utilization:		3,840 3,840	32% 51%
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices:	1,250 out of 1,980 out of	1,315	out of 1,920 68%
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl	1,250 out of 1,980 out of v related logic	1,315 c: 1,31	out of 1,920 68%
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr	1,250 out of 1,980 out of y related logic	1,315 c: 1,31	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0%
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla	1,250 out of 1,980 out of y related logic elated logic: ination of the e	1,315 c: 1,31 effects c	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla	1,250 out of 1,980 out of y related logic elated logic: ination of the e	1,315 c: 1,31 effects c	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla Total Number 4 input LUTs: Number used as logic:	1,250 out of 1,980 out of elated logic: nation of the 2,071 out of 1,980	1,315 c: 1,31 effects c	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla Total Number 4 input LUTs: Number used as logic: Number used as a route-thru:	1,250 out of 1,980 out of 2.y related logic enated logic: 1,980 25	1,315 c: 1,31 effects c	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla Total Number 4 input LUTs: Number used as logic: Number used as a route-thru: Number used for Dual Port RAMs:	1,250 out of 1,980 out of elated logic: unation of the e 2,071 out of 1,980 25 64	1,315 c: 1,31 effects c	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla Total Number 4 input LUTs: Number used as logic: Number used as a route-thru: Number used for Dual Port RAMS: (Two LUTs used per Dual Port RAMS:	1,250 out of 1,980 out of elated logic: mation of the e 2,071 out of 1,980 25 64	1,315 c: 1,31 effects c	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla Total Number 4 input LUTs: Number used as logic: Number used as a route-thru: Number used for Dual Port RAMs: (Two LUTs used per Dual Port RAMs) Number used as Shift registers:	1,250 out of 1,980 out of elated logic: mation of the e 2,071 out of 1,980 25 64 M) 2	1,315 c: 1,31 effects c 3,840	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic 53%
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla Total Number 4 input LUTs: Number used as logic: Number used as a route-thru: Number used for Dual Port RAMs: (Two LUTs used per Dual Port RAMS: Number used as Shift registers: Number of bonded IOBs:	1,250 out of 1,980 out of elated logic: unation of the of 2,071 out of 1,980 25 64 M) 2 70 out of	1,315 c: 1,31 effects c 3,840	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic 53%
Results using Synplify(PRO) Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution: Number of occupied Slices: Number of Slices containing onl Number of Slices containing unr *See NOTES below for an expla Total Number 4 input LUTs: Number used as logic: Number used as a route-thru: Number used for Dual Port RAMs: (Two LUTs used per Dual Port RAMs) Number used as Shift registers:	1,250 out of 1,980 out of elated logic: mation of the e 2,071 out of 1,980 25 64 M) 2	1,315 c: 1,31 effects c 3,840	out of 1,920 68% 15 out of 1,315 100% 0 out of 1,315 0% of unrelated logic 53%

Number of GCLKs:	4 out of	Ŭ	50%
Number of DCMs:	1 out of		25%
Number of RPM macros:	5		

Memec Spartan-IIE LC Kit + P160 Communication module

MemecS2ELCKit, located in **\$(MANIK_BASE)/vhdl/soc/MemecS2ELCKit**. This SoC is for the Memec Spartan-IIE LC Development Kit with a P160 Communication module. The implementation scripts for this board are available in the directory **\$(MANIK_BASE)/synth/MemecS2LCkit/scripts**. The **bash** script *do_xst* uses the Xilinx synthesis tool **XST**, and the script **do_synplify** uses Synplify (PRO).

- manik_soc.vhd contains the top level wiring of the peripherals & the processor.
- manikconfig.vhd has the configuration parameters for the CPU & other peripherals.
- Memecs2ELCKit.ucf contains Pin Assignments & clock net definitions.
- **\$(MANIK_BASE)/c_system_lib/Memec2ELCKit/board_linker_script –** contains the linker script that software programs can use to create executable images for this platform.

• Peripheral	Base Address	Block RAMS
Debug ROM Monitor	0x00000000 – 0x1FFF	2
SDRAM Controller	0x4000000 – 0x5ffffff	0
UART (used by debug Monitor)	0x80000000 – 0x800000001	0
GPIO	0x80010000 - 0x80010003	0
EASYMAC	0x80020000 - 0x80020008	8

IMPLEMENTATION RESULTS

The Entire SoC was synthesized , without Hardware Breakpoints, Hardware Watch points, No Cache. The clock is set at 50 MHz

Results using XST

Logic Utilization:	
Number of Slice Flip Flops: 1	1,882 out of 6,144 30%
Number of 4 input LUTs: 2	2,965 out of 6,144 48%
Logic Distribution:	
Number of occupied Slices:	1,933 out of 3,072 62%
Number of Slices containing onl	ly related logic: 1,933 out of 1,933 100%
Number of Slices containing unr	related logic: 0 out of 1,933 0%
*See NOTES below for an exp	planation of the effects of unrelated logic
Total Number 4 input LUTs:	3,109 out of 6,144 50%
Number used as logic:	2,965
Number used as a route-thru:	55
Number used for Dual Port RAM	Ms: 64
(Two LUTs used per Dual Port	RAM)
Number used as 16x1 ROMs:	16
Number used as Shift register	ers: 9
Number of bonded IOBs:	83 out of 325 25%
IOB Flip Flops:	64
Number of Block RAMs:	10 out of 16 62%
Number of GCLKs:	4 out of 4 100%
Number of GCLKIOBs:	1 out of 4 25%
Number of RPM macros:	5

Results using Synplify(PRO)

Logic Utilization: Number of Slice Flip Flops: Number of 4 input LUTs: Logic Distribution:	
Number of occupied Slices:	1,786 out of 3,072 58%
-	ly related logic: 1,786 out of 1,786 100%
	related logic: 0 out of 1,786 0%
	planation of the effects of unrelated logic
Total Number 4 input LUTs:	2,684 out of 6,144 43%
Number used as logic:	2,539
Number used as a route-thru:	63
Number used for Dual Port RAN	Ms: 64
(Two LUTs used per Dual Port	RAM)
Number used as 16x1 ROMs:	16
Number used as Shift register	rs: 2
Number of bonded IOBs:	84 out of 325 25%
Number of Block RAMs:	10 out of 16 62%
Number of GCLKs:	4 out of 4 100%
Number of GCLKIOBs:	1 out of 4 25%
Number of RPM macros:	5

Stratix1 S10 Development Kit

Stratix1 S10 Development Kit, Located in the directory **\$(MANIK_BASE)/vhdl/socs/stratix1S10kit.** The SoC is for the Stratix-1 development kit sold by Altera.

- manik_soc.vhd contains the top level wiring of the peripherals & the processor.
- manikconfig.vhd has the configuration parameters for the CPU & other peripherals.

 \$(MANIK_BASE)/c_system_lib/stratix1S10kit/board_linker_script - contains the linker script that software programs can use to create executable images for this platform.

Peripheral	Base Address
On-Chip RAM	0x00000000 - 0x1FFF
SRAM	0x00100000 - 0x001FFFFF
SDRAM	0x04000000 - 0x04FFFFF
UART	0x80000000 - 0x80000001
GPIO	0x80010000 - 0x80010003

IMPLEMENTATION RESULTS

The SoC was synthesized, with 4K DCache & 4K ICache. No Hardware Break/Watch points. The directory **\$(MANIK_BASE)/synth/stratix1S10kit** contains Quartus-II project for implementation.

; Flow Summary	
; Top-level Entity Name ; Family ; Device ; Timing Models ; Met timing requirements ; Total logic elements ; Total pins ; Total virtual pins	; 2,805 / 10,570 (27 %) ; 126 / 427 (30 %) ; 0 ; 111,616 / 920,448 (12 %)

Lattice HPE-MINI (ECP) Development Kit

Lattice_HPE_mini_ECP, is located in \$(MANIK_BASE)/vhdl/soc/Lattice_HPE_mini_ECP. This SoC is Lattice HPE mini (ECP) development Kit . The *ispLever* project for this SoC is present in the directory \$(MANIK_BASE)/synth/Lattice_HPE_mini_ECP. The \$(MANIK_BASE)/vhdl/soc/Lattice_HPE_mini_ECP directory contains the following files

- manik_soc.vhd contains the top level wiring of the peripherals & the processor.
- manikconfig.vhd has the configuration parameters for the CPU & other peripherals.
- Lattice_HPE_mini_ECP.lpf contains Pin Assignments & clock net definitions.
- \$(MANIK_BASE)/c_system_lib/Lattice_HPE_mini_ECP/board_linker
 _script contains the linker script that software programs can use to create executable images for this platform.
- **mrem.**vhd This file contains the **manikremote** debug ROM. This file is generated by the *ipExpress* tool using \$(MANIK_BASE)/manikremote/manikremote.mem file as input.

• Peripheral	Base Address	Block RAMS
Debug ROM Monitor	0x00000000 – 0x1FFF	2
SRAM Controller	0x0100000 – 0x01fffff	0
UART (used by debug Monitor)	0x80000000 – 0x800000001	0
GPIO	0x80010000 - 0x80010003	0
EASYMAC	0x80020000 - 0x80020008	8

IMPLEMENTATION RESULTS

The Entire SoC was synthesized , without Hardware Breakpoints, Hardware Watch points, 4K DCache & 4K ICache. The clock is set at 50 MHz

Number of registers: 1681 PFU registers: 1640 41 PIO registers: Number of SLICEs: 1900 out of 16384 (12%) SLICEs(logic/ROM): 1836 out of 12288 (15%) SLICEs(logic/ROM/RAM): 64 out of 4096 (2%) As RAM: 64 As Logic/ROM: 0 Number of logic LUT4s: 2709 Number of distributed RAM: 64 (128 LUT4s) Number of ripple logic: 147 (294 LUT4s) Number of shift registers: 0 3131 Total number of LUT4s: Number of external PIOs: 86 out of 360 (24%) Number of PIO IDDR/ODDR: 0 Number of PIO FIXEDDELAY: 0

```
Number of 3-state buffers: 0
Number of PLLs: 1 out of 4 (25%)
Number of block RAMs: 18 out of 54 (33%)
Number of GSRs: 1 out of 1 (100%)
```

Software Getting started.

The MANIK distribution includes three example software projects.

Banner

The **banner** example illustrates the communication with the debugger. It also shows how to use the debug ROM Monitor to output text to the debugger console. To execute this sample application.

- Download Bitstream to the FPGA
- Start the debugger

manik-elf-gdb banner.elf

Connect, Load and execute the program into the ram

```
(gdb) tar manikrem /dev/com4 115200
Remote manikrem connected to /dev/com4
(qdb) load
Loading section ram_section, size 0xc4b4 lma 0x4000000
Start address 0x4000000, load size 50356
Transfer rate: 80569 bits/sec, 508 bytes/write.
(gdb) continue
Continuing.
               000
                        000
                                   Q
                                           000
                                                   000 00000 0000
                                                                        0000
                (a (a
                                   ß
                                                    a
                                                                 0 D
                        ßВ
                                            0 D
                                                          0 D
                                                                         Q
                000
                       000
                                  000
                                            000
                                                    Q
                                                          60
                                                                 0 0
                                                                        0
                                            0 0 0
                000
                      ର ର ର
                                  000
                                                   ß
                                                          ۵ß
                                                                 ß
                                                                      ß
                0 0 0 0 0 0
                                 0 0
                                            000
                                                    Q
                                                          @ @
                                                                 0 0
                                                                     0 0
                0 0 0 0 0 0
                                 ß
                                    0 0
                                            0 0
                                                   Q
                                                          ۵ß
                                                                 00 0 00
                666666
                               ß
                                     ۵ß
                                            ß
                                                 666
                                                          ۵ß
                                                                 666
                                                                      ۵ß
                               00000000
                                            Ø
                                                 000
                Ø
                   0 0
                        @ @
                                                          @ @
                                                                 0 0
                                                                        @ @
                               Q
                                            Ø
                Ø
                   G
                        ۵۵
                                     0 D
                                                  666
                                                          ЮØ
                                                                 0 D
                                                                        0 Ø
                Ø
                               ß
                                            Q
                        00
                                      0 0
                                                   00
                                                          00
                                                                 0 Q
                                                                         @ @
               000
                       0000 0000
                                     000 0000
                                                       00000000000
                                                   0 0
                                                                        0000
                    00000000
                       60
                            (a (a
                       00
                             0 0
                       ۵a
                               60
                                    0000
                                             000 00 000
                                                                666
                                  0 Q
                       ۵Ø
                               0 0
                                              000000000
                                                             ۵ß
                                                                   ۵ß
                       ิดด
                               00 00
                                          ิดด
                                              0 D
                                                        ิดด
                                                            ิดด
                                                                    60
                                                   ิดด
                       0 0
                               000000000000
                                              0 0
                                                   0 0
                                                        @ @
                                                            @ @
                                                                    00
                       @ @
                                                       @ @
                                                            @ @
                                                                    00
                               6666
                                              ۵ß
                                                   ۵ß
                       0 Q
                             0 0
                                  0 0
                                           0
                                              60
                                                   00
                                                        0 0
                                                            0 0
                                                                    0 Q
                                                                   60
                       60
                            0 0
                                   60
                                          0 0
                                             0 0
                                                   60
                                                        00
                                                             60
                                     000 0000 0000 000
                                                                000
                    00000000
      000
             000
                     ß
                                        000000000000
                                                                           000
                          666
       00
              Q
                    000
                           00
                                        0
                                            @ @
                                                  0
                                                                            60
       666
              ß
                     g
                           ۵ß
                                 000
                                      ß
                                            ۵ß
                                                   0
                                                                            ۵ß
       000
              Q
                           @ @
                                g
                                            @ @
                                                        00000
                                                                    000
                                                                            000 000
       0 0 0
              0
                  0000
                           0 0
                               Q
                                            @ @
                                                      0
                                                             Q
                                                                 0 Q
                                                                       0 0
                                                                            000
                                                                                  0 0
       0 0
              g
                    60
                           000 000
                                            60
                                                     66
                                                             00 00
                                                                         g
                                                                            66
                                                                                   60
```

```
0 0
0 0
    00 0000000 00
                                             60
                                                 60
          00 00 00
00 00 00
    000
                               00 00
                                             ßß
                                                 ۵ß
          00 00 00
00 00 00
       000
                          0 Ø
                               0 0
                                     000
                                           Q
                                             0 0
                                                 @ @
    0
                         @ @
                               00 00 00 00 00
       0 Q
    ß
                                                 ۵ß
                                 000
      0000 0000 0000
   666
Program exited with code 012.
(qdb)
```

Timer

The timer test program located in the directory **\$(MANIK_BASE)/examples/timer** illustrates the usage of the built-in timer. The program sets the timer to generate an interrupt every 5 seconds, it also illustrates the usage of the **power-down mode** of the processor.

```
$ manik-elf-gdb ttest.elf
GNU gdb 6.3
Copyright 2004 Free Software Foundation, Inc.
GDB is free software, covered by the GNU General Public License, and you are
welcome to change it and/or distribute copies of it under certain conditions.
Type "show copying" to see the conditions.
There is absolutely no warranty for GDB. Type "show warranty" for details.
This GDB was configured as "--host=i686-pc-cygwin --target=manik-elf"...
(gdb) tar manikrem /dev/com4 115200
Remote manikrem connected to /dev/com4
(gdb) load
Loading section ram_section, size 0x74b8 lma 0x4000000
Start address 0x4000000, load size 29880
Transfer rate: 79680 bits/sec, 506 bytes/write.
(qdb) c
Continuing.
in sig_handler()
5 more seconds elapsed. Total 5
in sig_handler()
5 more seconds elapsed. Total 10
in sig_handler()
5 more seconds elapsed. Total 15
in sig_handler()
5 more seconds elapsed. Total 20
in sig_handler()
5 more seconds elapsed. Total 25
in sig_handler()
5 more seconds elapsed. Total 30
Program received signal SIGINT, Interrupt.
main () at ttest.c:25
25
                      total += 5:
(gdb)
```

The debug session can be terminated by hitting a CRTL-C.

LWIP (Light Weight IP).

The MANIK port for LWIP can be downloaded separately from the core distribution. The lwip port for MANIK implements an **echo server** & a simple **http server**. Once downloaded the source has to be built, port will work for any SoC with an **EASYMAC** Ethernet MAC. The core LWIP stack has NOT been modified. The MANIK related files can be found in the directory **\$(lwip_dir)/contrib./ports/manik.**

- **easymacif.c & easymacif.h :** contains the low level interface to the EasyMac Ethernet MAC.
- **Lwipopts.h** contains the lwip configuration options.

The Makefile in this directory can be used to build the lwip application. Default configuration the software sets the IP address to (192.168.2.99), Gateway IP Address to (192.168.2.88) & the network Mask to (255.255.255.0), these values are defined in the file **main.c**. The LWIP_DHCP options can be turned on in *lwipopts.h*.

Once the application is built the application (**echop)** can be downloaded to the target using the debugger (as described in the previous two examples). Use a web browser to connect to the IP address (192.168.2.99) to get a display of the webpage.

Trouble shooting

The debugger (manik-elf-gdb) will connect to the target (FPGA) via the serial port. The serial port communication problem is frequently the reason for problems. To verify that the serial connection to the target is working correctly,

- Start a terminal communication program (such as Teraterm or Hyperterm).Set the communication parameters for the terminal emulation program to the serial port on the PC that is connected to the serial port of the FPGA development board (COM1, COM2 .. etc). Set the baud rate to 115200 (For the XILINX boards) (38400 for the Altera board), data bits to 8bits & Stop bits to 1.
- Download the bitstream to the FPGA.
- Once the download is complete the letter 'X' should appear on the terminal communication window.
- Press 'o' the Debug Rom Monitor should respond with a 'k'.
- Now disconnect/close the terminal emulation window and start the debugger (manik-elf-gdb). At the prompt type in the command '*target manikrem /dev/comX <baudrate>'* where /dev/comX is /dev/com1 if the serial port is COM1, /dev/com2 if serial port is COM2 and so on. The **<baudrate>** is 115200 for the Xilinx boards & 38400 for the Altera board.