

PALCE22V10

Flash Erasable, Reprogrammable CMOS Pal® Device

Features

- Low power
 - -90 mA max. commercial (10 ns)
 - 130 mA max. commercial (5 ns)
- · CMOS Flash EPROM technology for electrical erasability and reprogrammability
- Variable product terms
 - -2 x(8 through 16) product terms
- User-programmable macrocell
 - Output polarity control
 - Individually selectable for registered or combinatorial operation
- · Up to 22 input terms and 10 outputs
- DIP, LCC, and PLCC available
 - -5 ns commercial version 4 ns t_{CO}
 - 3 ns ts

- 5 ns t_{PD} 181-MHz state machine
- -10 ns military and industrial versions
- 7 ns t_{CO}
- 6 ns t_S
- 10 ns t_{PD} 110-MHz state machine
- -15-ns commercial, industrial, and military versions
- -25-ns commercial, industrial, and military versions
- High reliability
 - -Proven Flash EPROM technology
 - -100% programming and functional testing

Functional Description

The Cypress PALCE22V10 is a CMOS Flash Erasable second-generation programmable array logic device. It is implemented with the familiar sum-of-products (AND-OR) logic structure and the programmable macrocell.



Cypress Semiconductor Corporation 3901 North First Street San Jose CA 95134 408-943-2600 ٠ • March 1995 - Revised September 1996



PAL is a registered trademark of Advanced Micro Devices.

Selection Guide

	t _{PD} ns		t _S	ns	t _{CO}	ns	I _{CC} mA	
Generic Part Number	Com'l	Mil/Ind	Com'l	Mil/Ind	Com'l	Mil/Ind	Com'l	Mil/Ind
PALCE22V10-5	5		3		4		130	
PALCE22V10-7	7.5		5		5		130	
PALCE22V10-10	10	10	6	6	7	7	90	150
PALCE22V10-15	15	15	10	10	8	8	90	120
PALCE22V10-25	25	25	15	15	15	15	90	120

Functional Description (continued)

The PALCE22V10 is executed in a 24-pin 300-mil molded DIP, a 300-mil cerDIP, a 28-lead square ceramic leadless chip carrier, a 28-lead square plastic leaded chip carrier, and provides up to 22 inputs and 10 outputs. The PALCE22V10 can be electrically erased and reprogrammed. The programmable macrocell provides the capability of defining the architecture of each output individually. Each of the 10 potential outputs may be specified as "registered" or "combinatorial." Polarity of each output may also be individually selected, allowing complete flexibility of output configuration. Further configurability is provided through "array" configurable "output enable" for each potential output. This feature allows the 10 outputs to be reconfigured as inputs on an individual basis, or alternately used as a combination I/O controlled by the programmable array.

PALCE22V10 features a variable product term architecture. There are 5 pairs of product term sums beginning at 8 product terms per output and incrementing by 2 to 16 product terms per output. By providing this variable structure, the PALCE 22V10 is optimized to the configurations found in a majority of applications without creating devices that burden the product term structures with unusable product terms and lower performance.

Additional features of the Cypress PALCE22V10 include a synchronous preset and an asynchronous reset product term. These product terms are common to all macrocells, eliminating the need to dedicate standard product terms for initialization functions. The device automatically resets upon power-up.

The PALCE22V10, featuring programmable macrocells and variable product terms, provides a device with the flexibility to implement logic functions in the 500- to 800-gate-array complexity. Since each of the 10 output pins may be individually configured as inputs on a temporary or permanent basis, func-

tions requiring up to 21 inputs and only a single output and down to 12 inputs and 10 outputs are possible. The 10 potential outputs are enabled using product terms. Any output pin may be permanently selected as an output or arbitrarily enabled as an output and an input through the selective use of individual product terms associated with each output. Each of these outputs is achieved through an individual programmable macrocell. These macrocells are programmable to provide a combinatorial or registered inverting or non-inverting output. In a registered mode of operation, the output of the register is fed back into the array, providing current status information to the array. This information is available for establishing the next result in applications such as control state machines. In a combinatorial configuration, the combinatorial output or, if the output is disabled, the signal present on the I/O pin is made available to the array. The flexibility provided by both programmable product term control of the outputs and variable product terms allows a significant gain in functional density through the use of programmable logic.

Along with this increase in functional density, the Cypress PALCE22V10 provides lower-power operation through the use of CMOS technology, and increased testability with Flash reprogrammability.

Configuration Table

	Registered/Combinatorial							
C ₁	C ₁ C ₀ Configuration							
0	0	Registered/Active LOW						
0	1	Registered/Active HIGH						
1	0	Combinatorial/Active LOW						
1	1	Combinatorial/Active HIGH						



Macrocell



Maximum Ratings

-
(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Output Current into Outputs (LOW)16 mA
Note:

1. T_A is the "instant on" case temperature.

DC Programming Voltage1	2.5V
Latch-Up Current>200) mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)>20	001V

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +75°C	5V ±5%
Industrial	–40°C to +85°C	5V ±10%
Military ^[1]	–55°C to +125°C	5V ±10%



Electrical Characteristics Over the Operating Range^[2]

Parameter	Description	٢	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min.,	I _{OH} = -3.2 mA	Com'l	2.4		V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OH} = -2 mA	Mil/Ind			
V _{OL}	Output LOW Voltage	V _{CC} = Min.,	I _{OL} = 16 mA	Com'l		0.5	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 12 mA	Mil/Ind			
V _{IH}	Input HIGH Level	Guaranteed Input L	ogical HIGH Voltag	e for All Inputs ^[3]	2.0		V
V _{IL} ^[4]	Input LOW Level	Guaranteed Input L	ogical LOW Voltag	e for All Inputs ^[3]	-0.5	0.8	V
I _{IX}	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}, V$	_{CC} = Max.		-10	10	μΑ
I _{OZ}	Output Leakage Current	V_{CC} = Max., $V_{SS} \leq$	V _{OUT} ≤ V _{CC}		-40	40	μΑ
I _{SC}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} =	= 0.5V ^[5,6]		-30	-130	mA
I _{CC1}	Standby Power Supply	V _{CC} = Max.,	10, 15, 25 ns	Com'l		90	mA
	Current	V _{IN} = GND, Outputs Open in	5, 7.5 ns			130	mA
		Unprogrammed	15, 25 ns	Mil/Ind		120	mA
		Device	10 ns			120	mA
I _{CC2} [6]	Operating Power Supply	V _{CC} = Max., V _{IL} =	10, 15, 25 ns	Com'l		110	mA
	Current	0V, V _{IH} = 3V, Output Open, De-	5, 7.5 ns	Com'l		140	mA
		vice Programmed	15, 25 ns	Mil/Ind		130	mA
		as a 10-Bit Counter, f = 25 MHz	10 ns	Mil/Ind		130	mA

Capacitance^[6]

Parameter	Description	Test Conditions	Min.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 2.0V @ f = 1 MHz		10	pF
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V @ f = 1 MHz		10	pF

Endurance Characteristics^[6]

Parameter	Description	Test Conditions	Min.	Max.	Unit
Ν	Minimum Reprogramming Cycles	Normal Programming Conditions	100		Cycles

Notes:

See the last page of this specification for Group A subgroup testing information.
These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.
V_{IL} (Min.) is equal to -3.0V for pulse durations less than 20 ns.
Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.
Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Load Speed	CL	Package
 	50 pF	PDIP, CDIP, PLCC, LCC

Parameter	V _X	Output Waveform Measurement Level
t _{ER (} -)	1.5V	V _{OH} 0.5V
t _{ER (+)}	2.6V	V _{OL} 0.5V V _X
t _{EA (+)}	0V	V _X <u>1.5V V</u> OH
t _{EA (-})	V _{thc}	$V_X \xrightarrow{\bullet} V_{OL}$

(e) Test Waveforms



Commercial Switching Characteristics PALCE22V10^[2,7]

		22V10-5		22V10-7		22V10-10		22V10-15		22V10-25		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{PD}	Input to Output Propagation Delay ^[8]	3	5	3	7.5	3	10	3	15	3	25	ns
t _{EA}	Input to Output Enable Delay ^[9]		6		8		10		15		25	ns
t _{ER}	Input to Output Disable Delay ^[10]		6		8		10		15		25	ns
t _{CO}	Clock to Output Delay ^[8]	2	4	2	5	2	7	2	8	2	15	ns
t _{S1}	Input or Feedback Set-Up Time	3		5		6		10		15		ns
t _{S2}	Synchronous Preset Set-Up Time	4		6		7		10		15		ns
t _H	Input Hold Time	0		0		0		0		0		ns
t _P	External Clock Period $(t_{CO} + t_S)$	7		10		12		20		30		ns
t _{WH}	Clock Width HIGH ^[6]	2.5		3		3		6		13		ns
t _{WL}	Clock Width LOW ^[6]	2.5		3		3		6		13		ns
f _{MAX1}	External Maximum Frequency (1/(t _{CO} + t _S)) ^[11]	143		100		76.9		55.5		33.3		MHz
f _{MAX2}	Data Path Maximum Frequency $(1/(t_{WH} + t_{WL}))^{[6, 12]}$	200		166		142		83.3		35.7		MHz
f _{MAX3}	Internal Feedback Maximum Frequency (1/(t _{CF} + t _S)) ^[6,13]	181		133		111		68.9		38.5		MHz
t _{CF}	Register Clock to Feedback Input ^[6,14]		2.5		2.5		3		4.5		13	ns
t _{AW}	Asynchronous Reset Width	8		8		10		15		25		ns
t _{AR}	Asynchronous Reset Recovery Time	4		5		6		10		25		ns
t _{AP}	Asynchronous Reset to Registered Output Delay		7.5		12		13		20		25	ns
t _{SPR}	Synchronous Preset Recovery Time	4		6		8		10		15		ns
t _{PR}	Power-Up Reset Time ^[6,15]	1		1		1		1		1		μs

Notes:

7. Part (a) of AC Test Loads and Waveforms is used for all parameters except t_{ER} and t_{EA(+)}. Part (b) of AC Test Loads and Waveforms is used for t_{ER}. Part (c) of AC Test Loads and Waveforms is used for $t_{EA(+)}$. Min. times are tested initially and after any design or process changes that may affect these parameters.

8.

The test load of part (a) of AC Test Loads and Waveforms is used for measuring tEA(-). The test load of part (c) of AC Test Loads and Waveforms is used for measuring 9.

 t_{EA(+)} only. Please see part (e) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels.
This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below V_{OH} min. or a previous LOW level has risen to 0.5 volts above V_{OL} max. Please see part (e) of AC Test Loads and Waveforms for enable and disable test waveforms and measurement reference levels.

This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate. This specification indicates the guaranteed maximum frequency at which the device can operate in data path mode. 11. 12.

This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal only feedback can operate.
This parameter is calculated from the clock period at f_{MAX} internal (1f_{MAX3}) as measured (see Note above) minus t_S.
The registers in the PALCE22V10 have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in V_{CC} must be monotonic and the timing constraints depicted in Power-Up Reset Waveform must be satisfied



Military and Industrial Switching Characteristics PALCE22V10^[2,7]

		22V	10-10	22V	10-15	22V		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{PD}	Input to Output Propagation Delay ^[8]	3	10	3	15	3	25	ns
t _{EA}	Input to Output Enable Delay ^[9]		10		15		25	ns
t _{ER}	Input to Output Disable Delay ^[10]		10		15		25	ns
t _{CO}	Clock to Output Delay ^[8]	2	7	2	8	2	15	ns
t _{S1}	Input or Feedback Set-Up Time	6		10		18		ns
t _{S2}	Synchronous Preset Set-Up Time	7		10		18		ns
t _H	Input Hold Time	0		0		0		ns
t _P	External Clock Period (t _{CO} + t _S)	12		20		33		ns
t _{WH}	Clock Width HIGH ^[6]	3		6		14		ns
t _{WL}	Clock Width LOW ^[6]	3		6		14		ns
f _{MAX1}	External Maximum Frequency $(1/(t_{CO} + t_S))^{11}$	76.9		50.0		30.3		MHz
f _{MAX2}	Data Path Maximum Frequency $(1/(t_{WH} + t_{WL}))^{[6,12]}$	142		83.3		35.7		MHz
f _{MAX3}	Internal Feedback Maximum Frequency (1/(t _{CF} + t _S)) ^[6,13]	111		68.9		32.2		MHz
t _{CF}	Register Clock to Feedback Input ^[6,14]		3		4.5		13	ns
t _{AW}	Asynchronous Reset Width	10		15		25		ns
t _{AR}	Asynchronous Reset Recovery Time	6		12		25		ns
t _{AP}	Asynchronous Reset to Registered Output Delay		12		20		25	ns
t _{SPR}	Synchronous Preset Recovery Time	8		20		25		ns
t _{PR}	Power-Up Reset Time ^[6,15]	1		1		1		μs



Switching Waveforms



CE22V10-8

Power-Up Reset Waveform^[15]





Functional Logic Diagram for PALCE22V10





Ordering Information

I _{CC} (mA)	t _{PD} (ns)	t _S (ns)	t _{CO} (ns)	Ordering Code	Package Name	Package Type	Operating Range
130	5	3	4	PALCE22V10-5AC	P13	24-Lead (300 MIL) Molded DIP	Commercial
130	5	3	4	PALCE22V10-5JC J64 28-Lead Plastic Leaded Chip Car		28-Lead Plastic Leaded Chip Carrier	Commercial
130	7.5	5	5	PALCE22V10-7JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
				PALCE22V10-7PC	P13	24-Lead (300-Mil) Molded DIP	
90	10	6	7	PALCE22V10-10JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
				PALCE22V10-10PC	P13	24-Lead (300-Mil) Molded DIP	
150	10	6	7	PALCE22V10-10JI	J64	28-Lead Plastic Leaded Chip Carrier	Industrial
				PALCE22V10-10PI	P13	24-Lead (300-Mil) Molded DIP	
150	10	6	7	PALCE22V10-10DMB	D14	24-Lead (300-Mil) CerDIP	Military
				PALCE22V10-10KMB	K73	24-Lead Rectangular Cerpack	
				PALCE22V10-10LMB	L64	28-Square Leadless Chip Carrier	
90	15	7.5	10	PALCE22V10-15JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
				PALCE22V10-15PC	P13	24-Lead (300-Mil) Molded DIP	
120	15	7.5	10	PALCE22V10-15JI	J64	28-Lead Plastic Leaded Chip Carrier	Industrial
				PALCE22V10-15PI	P13	24-Lead (300-Mil) Molded DIP	
120	15	7.5	10	PALCE22V10-15DMB	D14	24-Lead (300-Mil) CerDIP	Military
				PALCE22V10-15KMB	K73	24-Lead Rectangular Cerpack	7
				PALCE22V10-15LMB	L64	28-Square Leadless Chip Carrier	
90	25	15	15	PALCE22V10-25JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
				PALCE22V10-25PC	P13	24-Lead (300-Mil) Molded DIP	
120	25	15	15	PALCE22V10-25JI	J64	28-Lead Plastic Leaded Chip Carrier	Industrial
				PALCE22V10-25PI	P13	24-Lead (300-Mil) Molded DIP	1
120	25	15	15	PALCE22V10-25DMB	D14	24-Lead (300-Mil) CerDIP	Military
				PALCE22V10-25KMB	K73	24-Lead Rectangular Cerpack	1
				PALCE22V10-25LMB	L64	28-Square Leadless Chip Carrier	1

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3

Switching Characteristics

Parameter	Subgroups	
t _{PD}	9, 10, 11	
t _{CO}	9, 10, 11	
t _S	9, 10, 11	
t _H	9, 10, 11	

Document #: 38-00447-B



Package Diagrams





Package Diagrams (continued)

24-Lead (300-Mil) Molded DIP P13/P13A



	P 13	P 13A
NDTE A	<u>1.170</u> 1.200	<u>1.230</u> 1.260
NDTE B	<u>0.030</u> 0.050	<u>0.060</u> 0.080



© Cypress Semiconductor Corporation, 1996. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.